- 您现在的位置：买卖IC网 > PDF目录11595 > KSZ8851-16MQL (Micrel Inc)IC CTLR MAC/PHY NON-PCI 128-PQFP PDF资料下载
参数资料
| 型号： | KSZ8851-16MQL |
| 厂商： | Micrel Inc |
| 文件页数： | 30/88页 |
| 文件大小： | 0K |
| 描述： | IC CTLR MAC/PHY NON-PCI 128-PQFP |
| 产品培训模块： | KSZ8851 10/100 Embedded Controllers |
| 标准包装： | 66 |
| 控制器类型： | 以太网控制器，MAC/PHY |
| 接口： | 总线 |
| 电源电压： | 1.8V，2.5V，3.3V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-3292-ND - BOARD EVALUATION KSZ8851-16MLL |
| 其它名称： | 576-3253 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
2009 Microchip Technology Inc.
DS39682E-page 35
PIC18F45J10 FAMILY
4.0
POWER-MANAGED MODES
The PIC18F45J10 family devices provide the ability to
manage power consumption by simply managing clock-
ing to the CPU and the peripherals. In general, a lower
clock frequency and a reduction in the number of circuits
being clocked constitutes lower consumed power. For
the sake of managing power in an application, there are
three primary modes of operation:
Run mode
Idle mode
Sleep mode
These modes define which portions of the device are
clocked and at what speed. The Run and Idle modes
may use any of the three available clock sources
(primary, secondary or internal oscillator block); the
Sleep mode does not use a clock source.
The
power-managed
modes
include
several
power-saving features offered on previous PIC
microcontrollers. One is the clock switching feature,
offered in other PIC18 devices, allowing the controller
to use the Timer1 oscillator in place of the primary
oscillator. Also included is the Sleep mode, offered by
all PIC microcontrollers, where all device clocks are
stopped.
4.1
Selecting Power-Managed Modes
Selecting a power-managed mode requires two
decisions: if the CPU is to be clocked or not and which
clock source is to be used. The IDLEN bit
(OSCCON<7>) controls CPU clocking, while the
SCS<1:0> bits (OSCCON<1:0>) select the clock
source. The individual modes, bit settings, clock
sources and affected modules are summarized in
4.1.1
CLOCK SOURCES
The SCS<1:0> bits allow the selection of one of three
clock sources for power-managed modes. They are:
the primary clock, as defined by the FOSC<1:0>
Configuration bits
the secondary clock (Timer1 oscillator)
the internal oscillator
4.1.2
ENTERING POWER-MANAGED
MODES
Switching from one power-managed mode to another
begins by loading the OSCCON register. The
SCS<1:0> bits select the clock source and determine
which Run or Idle mode is to be used. Changing these
bits causes an immediate switch to the new clock
source, assuming that it is running. The switch may
also be subject to clock transition delays. These are
discussed in Section 4.1.3 “Clock Transitions and
and subsequent sections.
Entry to the power-managed Idle or Sleep modes is
triggered by the execution of a SLEEP instruction. The
actual mode that results depends on the status of the
IDLEN bit.
Depending on the current mode and the mode being
switched to, a change to a power-managed mode does
not always require setting all of these bits. Many
transitions may be done by changing the oscillator
select bits, or changing the IDLEN bit, prior to issuing a
SLEEP
instruction. If the IDLEN bit is already
configured correctly, it may only be necessary to
perform a SLEEP instruction to switch to the desired
mode.
TABLE 4-1:
POWER-MANAGED MODES
Mode
OSCCON bits
Module Clocking
Available Clock and Oscillator Source
IDLEN<7>(1)
SCS<1:0>
CPU
Peripherals
Sleep
0
N/A
Off
None – All clocks are disabled
PRI_RUN
N/A
10
Clocked
Primary – HS, EC;
this is the normal full-power execution mode
SEC_RUN
N/A
01
Clocked
Secondary – Timer1 Oscillator
RC_RUN
N/A
11
Clocked
Internal Oscillator
PRI_IDLE
110
Off
Clocked
Primary – HS, EC
SEC_IDLE
101
Off
Clocked
Secondary – Timer1 Oscillator
RC_IDLE
111
Off
Clocked
Internal Oscillator
Note 1:
IDLEN reflects its value when the SLEEP instruction is executed.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4278CDKD#PBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
| KSZ8873MLL | IC ETHERNET SWITCH 3PORT 64-LQFP |
| KSZ8863RLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863MLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863FLL | IC ETHERNET SW 3PORT 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8851-16MQL-EVAL | 功能描述:以太网开发工具 Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8851-16MQLI | 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free, I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-32MQL | 功能描述:以太网 IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-32MQLI | 功能描述:以太网 IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface (I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851MLL | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:Single Port MAC/PHY Controller with Non PCI Interface |
发布紧急采购，3分钟左右您将得到回复。