- 您现在的位置：买卖IC网 > PDF目录11595 > KSZ8851-16MQL (Micrel Inc)IC CTLR MAC/PHY NON-PCI 128-PQFP PDF资料下载
参数资料
| 型号： | KSZ8851-16MQL |
| 厂商： | Micrel Inc |
| 文件页数： | 55/88页 |
| 文件大小： | 0K |
| 描述： | IC CTLR MAC/PHY NON-PCI 128-PQFP |
| 产品培训模块： | KSZ8851 10/100 Embedded Controllers |
| 标准包装： | 66 |
| 控制器类型： | 以太网控制器，MAC/PHY |
| 接口： | 总线 |
| 电源电压： | 1.8V，2.5V，3.3V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-3292-ND - BOARD EVALUATION KSZ8851-16MLL |
| 其它名称： | 576-3253 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
Micrel, Inc.
KSZ8851-16/32 MQL/MQLI
August 2009
6
M9999-083109-2.0
Wakeup Frame 2 Byte Mask 1 Register (0x56 – 0x57): WF2BM1 ................................................................................ 56
Wakeup Frame 2 Byte Mask 2 Register (0x58 – 0x59): WF2BM2 ................................................................................ 56
Wakeup Frame 2 Byte Mask 3 Register (0x5A – 0x5B): WF2BM3................................................................................ 56
0x5C – 0x5F: Reserved .................................................................................................................................................. 56
Wakeup Frame 3 CRC0 Register (0x60 – 0x61): WF3CRC0 ........................................................................................ 56
Wakeup Frame 3 CRC1 Register (0x62 – 0x63): WF3CRC1 ........................................................................................ 56
Wakeup Frame 3 Byte Mask 0 Register (0x64 – 0x65): WF3BM0 ................................................................................ 56
Wakeup Frame 3 Byte Mask 1 Register (0x66 – 0x67): WF3BM1 ................................................................................ 56
Wakeup Frame 3 Byte Mask 2 Register (0x68 – 0x69): WF3BM2 ................................................................................ 57
Wakeup Frame 3 Byte Mask 3 Register (0x6A – 0x6B): WF3BM3................................................................................ 57
0x6C – 0x6F: Reserved .................................................................................................................................................. 57
Transmit Control Register (0x70 – 0x71): TXCR............................................................................................................ 57
Transmit Status Register (0x72 – 0x73): TXSR ............................................................................................................. 58
Receive Control Register 1 (0x74 – 0x75): RXCR1 ....................................................................................................... 58
Receive Control Register 2 (0x76 – 0x77): RXCR2 ....................................................................................................... 59
TXQ Memory Information Register (0x78 – 0x79): TXMIR ............................................................................................ 60
0x7A – 0x7B: Reserved .................................................................................................................................................. 60
Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR ............................................................................... 60
Receive Frame Header Byte Count Register (0x7E – 0x7F): RXFHBCR...................................................................... 61
TXQ Command Register (0x80 – 0x81): TXQCR .......................................................................................................... 61
RXQ Command Register (0x82 – 0x83): RXQCR.......................................................................................................... 61
TX Frame Data Pointer Register (0x84 – 0x85): TXFDPR............................................................................................. 62
RX Frame Data Pointer Register (0x86 – 0x87): RXFDPR............................................................................................ 63
0x88 – 0x8B: Reserved .................................................................................................................................................. 63
RX Duration Timer Threshold Register (0x8C – 0x8D): RXDTTR ................................................................................. 63
RX Data Byte Count Threshold Register (0x8E – 0x8F): RXDBCTR ............................................................................ 64
Interrupt Enable Register (0x90 – 0x91): IER ................................................................................................................ 64
Interrupt Status Register (0x92 – 0x93): ISR ................................................................................................................. 65
0x94 – 0x9B: Reserved .................................................................................................................................................. 66
RX Frame Count & Threshold Register (0x9C – 0x9D): RXFCTR................................................................................. 66
TX Next Total Frames Size Register (0x9E – 0x9F): TXNTFSR ................................................................................... 66
MAC Address Hash Table Register 0 (0xA0 – 0xA1): MAHTR0.................................................................................... 66
MAC Address Hash Table Register 1 (0xA2 – 0xA3): MAHTR1.................................................................................... 66
MAC Address Hash Table Register 2 (0xA4 – 0xA5): MAHTR2.................................................................................... 67
MAC Address Hash Table Register 3 (0xA6 – 0xA7): MAHTR3.................................................................................... 67
0xA8 – 0xAF: Reserved.................................................................................................................................................. 67
Flow Control Low Watermark Register (0xB0 – 0xB1): FCLWR .................................................................................... 67
Flow Control High Watermark Register (0xB2 – 0xB3): FCHWR................................................................................... 67
Flow Control Overrun Watermark Register (0xB4 – 0xB5): FCOWR............................................................................. 67
0xB6 – 0xBF: Reserved.................................................................................................................................................. 68
Chip ID and Enable Register (0xC0 – 0xC1): CIDER .................................................................................................... 68
0xC2 – 0xC5: Reserved ................................................................................................................................................. 68
Chip Global Control Register (0xC6 – 0xC7): CGCR..................................................................................................... 68
Indirect Access Control Register (0xC8 – 0xC9): IACR ................................................................................................. 68
0xCA – 0xCF: Reserved ................................................................................................................................................. 69
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR............................................................................................ 69
Indirect Access Data High Register (0xD2 – 0xD3): IADHR .......................................................................................... 69
Power Management Event Control Register (0xD4 – 0xD5): PMECR........................................................................... 69
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4278CDKD#PBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
| KSZ8873MLL | IC ETHERNET SWITCH 3PORT 64-LQFP |
| KSZ8863RLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863MLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863FLL | IC ETHERNET SW 3PORT 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8851-16MQL-EVAL | 功能描述:以太网开发工具 Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8851-16MQLI | 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free, I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-32MQL | 功能描述:以太网 IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-32MQLI | 功能描述:以太网 IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface (I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851MLL | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:Single Port MAC/PHY Controller with Non PCI Interface |
发布紧急采购，3分钟左右您将得到回复。