- 您现在的位置：买卖IC网 > PDF目录30734 > LC74950BG (SANYO SEMICONDUCTOR CO LTD) SPECIALTY CONSUMER CIRCUIT, PBGA96 PDF资料下载
参数资料
| 型号： | LC74950BG |
| 厂商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA96 |
| 封装： | 6 X 6 MM, FBGA-96 |
| 文件页数： | 8/37页 |
| 文件大小： | 350K |
| 代理商： | LC74950BG |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
LC74950BG
No.A1647-16/37
2) PLL circuit
This circuit can be used as the H lock or frequency-multiplied clock. It is also possible to use the PLL circuit and
analog-digital converter (ADC) independently.
H lock PLL circuit: This makes it possible to generate a clock that is synchronized with the external H sync signal.
Frequency-multiplier PLL circuit: This makes it possible to generate clocks that are synchronized with an external clock.
Registers related to the setting of PLL circuit
Name
Functions
Sub address
bit width
CLKININV
This register controls the inversion of CLKIN when the CLKIN input is used as a
reference clock to PLL.
0: Uses CLKIN in its original form
1: Uses CLKIN in its inverted form
0x00
2
HSINV
This register controls the inversion of HSIN input. The HSIN must be used in its
inverted form when the polarity of HSIN input is negative.
0: Original form (when HSIN is positive)
1: Inverted form (when HSIN is negative)
0x02
1
CLKINDIV
This register sets the frequency division ratio of CLKIN to an arbitrary value
(1/1 to 1/64) when the CLKIN is used as a reference clock to PLL.
1/(CLKINDIV[5:0] 1) division
0x40
6
CLKSEL
This register selects the PLL reference input.
000: L fixed (PLL not used)
001: External clock input (CLKIN)
010: External Hsync input (HSIN)
011: External clock input (CLKIN)
100: External clock input (CLKIN)
0x00
3
HPLDIV15-12
This register sets the output divider (M-1, NTSC, 480i=3).
0x28
4
HPLDIV11-0
This register sets the feedback divider (N-2, NTSC, 480i=856).
H-lock PLL output frequency (1x)=Hsync frequency
×N
H-lock PLL output frequency (2x)=Hsync frequency
×N×2
* After changing the setting, an interval of 3.0ms is required for the H-lock PLL to get
stabilized.
0x28
0x29
12
Continued on next page.
FIN
PLL
VCO
Output
Divider
(M=1 to 16)
FOUT
×2
Feedback
Divider
(N=2 to 4097)
1/2
FOUT
CLKIN
POWERIN
CLKINDIV
CLKSEL
40h, bit5-0
00h, bit4
CLKININV
00h, bit2-0
03h, bit3
HSINV
/
6
1/1 to 1/64
Divider
HSIN
FOUTX2 frequency=(FIN frequency)
×M×2×N
FOUT frequency=(FIN frequency)
×M×N
相关PDF资料 |
PDF描述 |
|---|---|
| LC74950BG | SPECIALTY CONSUMER CIRCUIT, PBGA96 |
| LC74980W | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| LC74981W | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| LC74982W | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| LC74986NW-XXXXF | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC74950BG-TLM-H | 功能描述:视频模拟/数字化转换器集成电路 RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel |
| LC74980W | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC74981W | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC74982W | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:LCD TV Scan Converter IC |
| LC749870W | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Silicon gate NTSC/PAL/SECAM Digital Video Decoder |
发布紧急采购，3分钟左右您将得到回复。