- 您现在的位置：买卖IC网 > PDF目录14815 > LT3510EFE#PBF (Linear Technology)IC REG BUCK ADJ 2A DL 20TSSOP PDF资料下载
参数资料
| 型号： | LT3510EFE#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 21/30页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK ADJ 2A DL 20TSSOP |
| 标准包装： | 74 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 23.8 V |
| 输入电压： | 3.1 V ~ 25 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 250kHz ~ 1.5MHz |
| 电流 - 输出： | 2A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽）裸露焊盘 |
| 包装： | 管件 |
| 供应商设备封装： | 20-TSSOP-EP |
| 产品目录页面： | 1332 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
LT3510
APPLICATIONS INFORMATION
t SS(CONTROL) = SS
At power-up, a reset signal sets the soft-start latch and
discharges both SS pins to approximately 0V to ensure
proper start-up. When both SS pins are fully discharged
the latch is reset and the internal 3.25μA current source
starts to charge the SS pin.
When the SS pin voltage is below 50mV, the V C pin is pulled
low which disables switching. This allows the SS pin to be
used as an individual shutdown for each channel.
As the SS pin voltage rises above 50mV, the V C pin is re-
leased and the output is regulated to the SS voltage. When
the SS pin voltage exceeds the internal 0.8V reference, the
output is regulated to the reference. The SS pin voltage
will continue to rise until it is clamped at 2V.
In the event of a V IN1 undervoltage lockout, the SHDN
pin driven below 1.28V, or the internal die temperature
exceeding its maximum rating during normal operation, the
soft-start latch is set, triggering a start-up sequence.
In addition, if the load exceeds the maximum output switch
current, the output will start to drop causing the V C pin
clamp to be activated. As long as the V C pin is clamped,
the SS pin will be discharged. As a result, the output will
be regulated to the highest voltage that the maximum
output current can support. For example, if a 6V output
is loaded by 1 Ω the SS pin will drop to 0.4V, regulating
the output at 3V ( 3A ? 1 Ω ). Once the overload condition
is removed, the output will soft-start from the temporary
voltage level to the normal regulation point.
Since the SS pin is clamped at 2V and has to discharge
to 0.8V before taking control of regulation, momentary
overload conditions will be tolerated without a soft-start
recovery. The typical time before the SS pin takes control
is:
C ? 1.2V
700 μ A
Power Good Indicators
The PG pin is the open-collector output of an internal
comparator. The comparator compares the FB pin voltage
to 90% of the reference voltage with 30mV of hysteresis.
The PG pin has a sink capability of 800μA when the FB pin
is below the threshold and can withstand 25V when the
threshold is exceeded. The PG pin is active (sink capability
is reduced in shutdown and undervoltage lockout mode)
as long as the V IN1 pin voltage exceeds 1V.
Output Tracking/Sequencing
Complex output tracking and sequencing between chan-
nels can be implemented using the LT3510’s SS and PG
pins. Figure 9 shows several con?gurations for output
tracking/sequencing for a 3.3V and 1.8V application.
Independent soft-start for each channel is shown in
Figure 9a. The output ramp time for each channel is set
by the soft-start capacitor as described in the soft-start
section.
Ratiometric tracking is achieved in Figure 9b by connecting
both SS pins together. In this con?guration, the SS pin
source current is doubled (6.5μA) which must be taken
into account when calculating the output rise time.
By connecting a feedback network from V OUT1 to the SS2
pin with the same ratio that sets V OUT2 voltage, absolute
tracking shown in Figure 9c is implemented. The minimum
value of the top feedback resistor (R1) should be set such
that the SS pin can be driven all the way to ground with
700μA of sink current when V OUT1 is at its regulated voltage.
In addition, a small V OUT2 voltage offset will be present
due to the SS2 3.25μA source current. This offset can be
corrected for by slightly reducing the value of R2.
Figure 9d illustrates output sequencing. When V OUT1 is
within 10% of its regulated voltage, PG1 releases the SS2
soft-start pin allowing V OUT2 to soft-start. In this case PG1
will be pulled up to 2V by the SS pin. If a greater voltage
is needed for PG1 logic, a pull-up resistor to V OUT1 can
be used. This will decrease the soft-start ramp time and
increase tolerance to momentary shorts.
If precise output ramp up and down is required, drive the
SS pins as shown in Figure 9e. The minimum value of
resistor (R3) should be set such that the SS pin can be
driven all the way to ground with 700μA of sink current
during power-up and fault conditions.
Multiple Input Voltages
For applications requiring large inductors due to high V IN
to V OUT ratios, a 2-stage step-down approach may reduce
3510fe
21
相关PDF资料 |
PDF描述 |
|---|---|
| LT3686HDD#PBF | IC REG BUCK ADJ 1.2A 10-DFN |
| 380LX123M016H022 | CAP ALUM 12000UF 16V 20% SNAP |
| EGM28DTKH | CONN EDGECARD 56POS DIP .156 SLD |
| ECO-S1KA562EA | CAP ALUM 5600UF 80V 20% SNAP |
| LT1308ACS8#PBF | IC REG BOOST 5V 1A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3510EFE-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510EFE-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510FE | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510IFE | 制造商:Linear Technology 功能描述:Conv DC-DC Dual Step Down 3.1V to 25V 20-Pin TSSOP EP |
| LT3510IFE#PBF | 功能描述:IC REG BUCK ADJ 2A DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:MIC23xxx HyperLight Load™ Regulators 标准包装:5,000 系列:HyperLight Load® 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.8V 输入电压:2.7 V ~ 5.5 V PWM 型:混合物 频率 - 开关:4MHz 电流 - 输出:2A 同步整流器:是 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VFDFN 裸露焊盘，8-MLF? 包装:带卷 (TR) 供应商设备封装:8-MLF?（2x2） 产品目录页面:1094 (CN2011-ZH PDF) 其它名称:576-3303-2 |
发布紧急采购，3分钟左右您将得到回复。