- 您现在的位置：买卖IC网 > PDF目录14815 > LT3510EFE#PBF (Linear Technology)IC REG BUCK ADJ 2A DL 20TSSOP PDF资料下载
参数资料
| 型号： | LT3510EFE#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 8/30页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK ADJ 2A DL 20TSSOP |
| 标准包装： | 74 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 23.8 V |
| 输入电压： | 3.1 V ~ 25 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 250kHz ~ 1.5MHz |
| 电流 - 输出： | 2A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽）裸露焊盘 |
| 包装： | 管件 |
| 供应商设备封装： | 20-TSSOP-EP |
| 产品目录页面： | 1332 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
LT3510
PIN FUNCTIONS
V IN1 (Pin 1): The V IN1 pin powers the internal control
circuitry for both channels and is monitored by the
undervoltage lockout comparator. The V IN1 pin is also
connected to the collector of channel 1’s on-chip power
NPN switch. The V IN1 pin has high dI/dt edges and must
be decoupled to ground close to the pin of the device.
SW1/SW2 (Pins 2, 9): The SW pin is the emitter of the on-
chip power NPN. At switch off, the inductor will drive this
pin below ground with a high dV/dt. An external Schottky
catch diode to ground, close to the SW pin and respective
V IN decoupling capacitor’s ground, must be used to prevent
this pin from excessive negative voltages.
IND1/IND2 (Pins 3, 8): The IND pin is the input to the
on-chip sense resistor that measures current ?owing in
the inductor. When the current in the resistor exceeds
the current dictated by the V C pin, the SW latch is held in
reset, disabling the output switch. Bias current ?ows out
of the IND pin when IND is less than 1.6V.
V OUT1 /V OUT2 (Pins 4, 7): The V OUT pin is the output to
the on-chip sense resistor that measures current ?owing
in the inductor. When the current in the resistor exceeds
the current dictated by the V C pin, the SW latch is held in
reset, disabling the output switch. Bias current ?ows out
of the V OUT pin when V OUT is less than 1.6V.
PG1/PG2 (Pins 5, 6): The power good pin is an open-col-
lector output that sinks current when the feedback falls
below 90% of its nominal regulating voltage. For V IN1
above 1V, its output state remains true, although during
shutdown, V IN1 undervoltage lockout or thermal shutdown,
its current sink capability is reduced. The PG pins can be
left open circuit or tied together to form a single power
good signal.
V IN2 (Pin 10): The V IN2 pin is the collector of channel 2’s
on-chip power NPN switch. This pin is independent of V IN1
and may be connected to the same or a separate supply. In
either case, high dI/dt edges are present and decoupling
to ground must be used close to this pin.
SS1/SS2 (Pins 19, 12): The SS1/2 pins control the soft-
start and sequence of their respective outputs. A single
capacitor from the SS pin to ground determines the outpt
ramp rate. For soft-start and output tracking/sequencing
details, see the Applications Information section.
V C1 /V C2 (Pins 18, 13): The V C pin is the output of the
error ampli?er and the input to the peak switch current
comparator. It is normally used for frequency compensa-
tion, but can also be used as a current clamp or control
loop override. If the error ampli?er drives V C above the
maximum switch current level, a voltage clamp activates.
This indicates that the output is overloaded and current is
pulled from the SS pin, reducing the regulation point.
FB1/FB2 (Pins 17, 14): The FB pin is the negative input
to the error ampli?er. The output switches regulate this
pin to 0.8V, with respect to the exposed ground pad. Bias
current ?ows out of the FB pin.
SHDN (Pin 15): The shutdown pin is used to turn off both
channels and control circuitry to reduce quiescent current
to a typical value of 9μA. The accurate 1.28V threshold and
input current hysteresis can be used as an undervoltage
lockout, preventing the regulator from operating until the
input voltage has reached a predetermined level. Force
the SHDN pin above its threshold or let it ?oat for normal
operation.
R T /SYNC (Pin 16): This R T /SYNC pin provides two modes
of setting the constant switch frequency.
Connecting a resistor from the R T /SYNC pin to ground
will set the R T /SYNC pin to a typical value of 0.975V. The
resultant switching frequency will be set by the resistor
value. The minimum value of 15.4k and maximum value of
133k sets the switching frequency to 1.5MHz and 250kHz
respectively.
Driving the R T /SYNC pin with an external clock signal will
synchronize the switch to the applied frequency. Synchro-
nization occurs on the rising edge of the clock signal after
3510fe
8
相关PDF资料 |
PDF描述 |
|---|---|
| LT3686HDD#PBF | IC REG BUCK ADJ 1.2A 10-DFN |
| 380LX123M016H022 | CAP ALUM 12000UF 16V 20% SNAP |
| EGM28DTKH | CONN EDGECARD 56POS DIP .156 SLD |
| ECO-S1KA562EA | CAP ALUM 5600UF 80V 20% SNAP |
| LT1308ACS8#PBF | IC REG BOOST 5V 1A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3510EFE-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510EFE-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510FE | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic Dual Tracking 2A Step-Down Switching Regulator |
| LT3510IFE | 制造商:Linear Technology 功能描述:Conv DC-DC Dual Step Down 3.1V to 25V 20-Pin TSSOP EP |
| LT3510IFE#PBF | 功能描述:IC REG BUCK ADJ 2A DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:MIC23xxx HyperLight Load™ Regulators 标准包装:5,000 系列:HyperLight Load® 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.8V 输入电压:2.7 V ~ 5.5 V PWM 型:混合物 频率 - 开关:4MHz 电流 - 输出:2A 同步整流器:是 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VFDFN 裸露焊盘，8-MLF? 包装:带卷 (TR) 供应商设备封装:8-MLF?（2x2） 产品目录页面:1094 (CN2011-ZH PDF) 其它名称:576-3303-2 |
发布紧急采购，3分钟左右您将得到回复。