参数资料
型号: LTC4259CGW#PBF
厂商: LINEAR TECHNOLOGY CORP
元件分类: 电源管理
英文描述: 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36
封装: 0.300 INCH, PLASTIC, SSOP-36
文件页数: 19/32页
文件大小: 324K
代理商: LTC4259CGW#PBF
LTC4259
26
4259i
asserting the INT pin, it acknowledges and sends its 7-bit
bus address (010A3A2A1A0)b and a 1 (see Figure 10).
While it is sending its address, it monitors the SDAIN pin
to see if another device is sending an address at the same
time using standard I2C bus arbitration. If the LTC4259 is
sending a 1 and reads a 0 on the SDAIN pin on the rising
edge of SCL, it assumes another device with a lower
address is sending and the LTC4259 immediately aborts
its transfer and waits for the next ARA cycle to try again.
If transfer is successfully completed, the LTC4259 will
stop pulling down the INT pin. When the INT pin is released
in this way or if a 1 is written into the Clear Interrupt pin bit
(bit 6 of register 1Ah), the condition causing the LTC4259
to pull the INT pin down must be removed before the
LTC4259 will be able to pull INT down again. This can be
done by reading and clearing the event registers or by
writing a 1 into the Clear All Interrupts bit (bit 7 of register
1Ah). The state of the INT pin can only change between I2C
transactions, so an interrupt is cleared or new interrupts
are generated after a transaction completes and before
new I2C bus communication commences. Periodic polling
of the alert response address can be used instead of the
INT pin if desired. If any device acknowledges the alert
response address, then the INT line, if connected, would
have been low.
System Software Strategy
Control of the LTC4259 hinges on one decision, the
LTC4259’s operating mode. The three choices are de-
scribed under Operating Modes. In Auto mode the LTC4259
can operate autonomously without direction from a host
controller. Because LTC4259s running in Auto mode will
power every valid PD connected to them, the PSE must
have 15.4W/port available. To reduce the power require-
ments of the –48V supply, PSE systems can track power
usage, only turning on ports when sufficient power is
available. The IEEE describes this as a power allocation
algorithm and places two limitations: the PSE shall not
power a PD unless it can supply the maximum power for
that PD’s class and power allocation may not be based
APPLICATIO S I FOR ATIO
WU
UU
solely on a history of each PD’s power consumption. In
order for a PSE to implement power allocation, the PSE’s
processor/controller must control whether ports are pow-
ered—the LTC4259’s cannot operate in Auto mode.
Semiauto mode fits the bill as the LTC4259 automatically
detects and classifies PDs and makes this information
available to the host controller, which decides to apply
power or not. Operating the LTC4259 in Manual mode also
lets the controller decide whether to power the ports but
the controller must also control detection and classifica-
tion. If the host controller operates near the limit of its
computing resources, it may not be able to guide a Manual
mode LTC4259 through detect, class and port turn-on in
less than the IEEE maximum of 950ms.
In a typical PSE, the LTC4259s will operate in Semiauto
mode as this allows the host to decide to power a port
without burdening the controller. With an interrupt mask
of F4h, the LTC4259 will signal to the host after it has
successfully detected and classed a PD, at which point the
host can decide whether enough power is available and
command the LTC4259 to turn that port on. Similarly, the
LTC4259 will generate interrupts when a port’s power is
turned off. By reading the LTC4259’s interrupt register,
the host can determine if a port was turned off due to
overcurrent (tSTART or tICUT faults) or because the PD was
removed (Disconnect event). The host then updates the
amount of available power to reflect the power no longer
consumed by the disconnected PD. Setting the MSB of
the interrupt mask causes the LTC4259 to communicate
fault conditions caused by failures within the PSE, so the
host does not need to poll to check that the LTC4259s are
operating properly. This interrupt driven system architec-
ture provides the controller with the final say on powering
ports at the same time, minimizing the controller’s com-
putation requirements because interrupts are only gener-
ated when a PD is discovered or on a fault condition.
The LTC4259 can also be used to power older powered
Ethernet devices that are not 802.3af compliant and may
be detected with other methods. Although the LTC4259
相关PDF资料
PDF描述
LTC4259CGW 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36
LTC4267CGN-1#TR 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16
LTC4267IGN-1 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16
LTC4267CGN-1 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16
LTC4270BIUKG#TRPBF SPECIALTY ANALOG CIRCUIT, PQCC52
相关代理商/技术参数
参数描述
LTC4260 制造商:LINER 制造商全称:Linear Technology 功能描述:UV, OV and Reverse Supply Protection Controller Low Operating Current: 125μA
LTC4260CGN 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N
LTC4260CGN#PBF 功能描述:IC CTLR HOT SWAP I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4260CGN#TR 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N T/R
LTC4260CGN#TRPBF 功能描述:IC HOT SWAP CNTRL I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)