- 您现在的位置：买卖IC网 > PDF目录44996 > LTC4259CGW#PBF (LINEAR TECHNOLOGY CORP) 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 PDF资料下载
参数资料
| 型号： | LTC4259CGW#PBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 电源管理 |
| 英文描述： | 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 |
| 封装： | 0.300 INCH, PLASTIC, SSOP-36 |
| 文件页数： | 30/32页 |
| 文件大小： | 324K |
| 代理商： | LTC4259CGW#PBF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页
LTC4259
7
4259i
UU
U
PI FU CTIO S
RESET (Pin 1): Chip Reset, Active Low. When the RESET
pin is low, the LTC4259 is held inactive with all channels
off and all internal registers reset to their power-up states.
When RESET is pulled high, the LTC4259 begins normal
operation. RESET can be connected to an external capaci-
tor or RC network to provide a power turn-on delay. An
internal 50k resistor pulls RESET high if not externally
pulled down. Internal filtering of the RESET pin prevents
glitches less than 1
s from resetting the LTC4259.
AUXIN (Pin 2): Auxiliary Input. The real time state of the
AUXIN pin can be read at bit 1 in the Pin Status register
(11h). An internal 50k resistor pulls AUXIN low if it is left
floating. The AUXIN pin provides a simple way for the host
controller to read the state of a switch or other human
interface device.
INT (Pin 3): Interrupt Output, Open Drain. INT will pull low
when any one of several events occur in the LTC4259. It
will return to a high impedance state when bits 6 or 7 are
set in the Reset PB register (1Ah). The INT signal can be
used to generate an interrupt to the host processor,
eliminating the need for continuous software polling.
Individual INT events can be disabled using the Int Mask
register (01h). See Register Functions and Applications
Information for more information. The INT pin is only
updated between I2C transactions.
SCL (Pin 4): Serial Clock Input. High impedance clock
input for the I2C serial interface bus. The SCL pin should
be connected directly to the I2C SCL bus line.
SDAOUT (Pin 5): Serial Data Output, Open Drain Data
Output for the I2C Serial Interface Bus. The LTC4259 uses
two pins to implement the bidirectional SDA function to
simplify optoisolation of the I2C bus. To implement a stan-
dard bidirectional SDA pin, tie SDAOUT and SDAIN to-
gether. See Applications Information for more information.
SDAIN (Pin 6): Serial Data Input. High impedance data input
for the I2C serial interface bus. The LTC4259 uses two pins
to implement the bidirectional SDA function to simplify
optoisolation of the I2C bus. To implement a standard
bidirectional SDA pin, tie SDAOUT and SDAIN together.
See Applications Information for more information.
AD3 (Pin 7): Address Bit 3. Tie the address pins high or low
to set the I2C serial address to which LTC4259 responds.
This address will be (010A3A2A1A0)b. An internal 50k
resistor pulls AD3 high if it is left floating.
AD2 (Pin 8): Address Bit 2. See AD3.
AD1 (Pin 9): Address Bit 1. See AD3.
AD0 (Pin 10): Address Bit 0. See AD3.
DETECT1 (Pin 11): Detection Sense, Channel 1. The
LTC4259 powered device (PD) detection and AC discon-
nect hardware monitors port 1 with this pin. Connect
DETECT1 to the port 1 output via a 100V 75mA signal
diode in parallel with a 0.2
F 100V X7R capacitor in series
with a 1k resistor (see Figure 1). The resistor and capacitor
may be eliminated if AC disconnect is not used.
DETECT2 (Pin 12): Detection Sense, Channel 2. See
DETECT1.
DETECT3 (Pin 13): Detection Sense, Channel 3. See
DETECT1.
DETECT4 (Pin 14): Detection Sense, Channel 4. See
DETECT1.
DGND (Pin 15): Digital Ground. DGND should be con-
nected to the return from the 3.3V supply. DGND and
AGND should typically be tied together. However, DGND
can be separated from AGND by as musch as
±100mV and
remain IEEE compliant.
VDD (Pin 16): Logic Power Supply. Connect to a 3.3V
power supply relative to DGND. VDD must be bypassed to
DGND near the LTC4259 with at least a 0.1
F capacitor.
SHDN1 (Pin 17): Shutdown Channel 1, Active Low. When
pulled low, SHDN1 shuts down channel 1, regardless of
the state of the internal registers. Pulling SHDN1 low is
equivalent to setting the Reset Port 1 bit in the Reset
Pushbutton register (1Ah). An internal 50k resistor pulls
SHDN1 high if it is left floating and an internal filter with a
time constant greater than 1
s prevents glitches from
shutting down the port.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4259CGW | 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 |
| LTC4267CGN-1#TR | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4267IGN-1 | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4267CGN-1 | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4270BIUKG#TRPBF | SPECIALTY ANALOG CIRCUIT, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4260 | 制造商:LINER 制造商全称:Linear Technology 功能描述:UV, OV and Reverse Supply Protection Controller Low Operating Current: 125μA |
| LTC4260CGN | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N |
| LTC4260CGN#PBF | 功能描述:IC CTLR HOT SWAP I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LTC4260CGN#TR | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N T/R |
| LTC4260CGN#TRPBF | 功能描述:IC HOT SWAP CNTRL I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。