- 您现在的位置：买卖IC网 > PDF目录44996 > LTC4259CGW#PBF (LINEAR TECHNOLOGY CORP) 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 PDF资料下载
参数资料
| 型号： | LTC4259CGW#PBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 电源管理 |
| 英文描述： | 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 |
| 封装： | 0.300 INCH, PLASTIC, SSOP-36 |
| 文件页数： | 2/32页 |
| 文件大小： | 324K |
| 代理商： | LTC4259CGW#PBF |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC4259
10
4259i
Interrupt Registers
Interrupt (Address 00h): Interrupt Register, Read Only. A
transition to logical 1 of any bit in this register will assert
the INT pin (Pin 3) if the corresponding bit in the Int Mask
register is set. Each bit is the logical OR of the correspond-
ing bits in the Event registers. The Interrupt register is Read
Only and its bits cannot be cleared directly. To clear a bit
in the Interrupt register, clear the corresponding bits in the
appropriate Status or Event registers.
Int Mask (Address 01h): Interrupt Mask, Read/Write. A logic
1 in any bit of the Int Mask register allows the correspond-
ing Interrupt register bit to assert the INT pin if it is set. A
logic 0 in any bit of the Int Mask register prevents the
corresponding Interrupt bit from affecting the INT pin. The
actual Interrupt register bits are unaffected by the state of
the Int Mask register.
Event Registers
Power Event (Address 02h): Power Event Register, Read
Only. The lower four bits in this register indicate that the
corresponding port Power Enable status bit has changed;
the logical OR of these four bits appears in the Interrupt
register as the Pwr Enable Event bit. The upper four bits
indicate that the corresponding port Power Good status bit
has changed; the logical OR of these four bits appears in
the Interrupt register as the Pwr Good Event bit. The Power
Event bits latch high and will remain high until cleared by
reading from address 03h.
Power Event CoR (Address 03h): Power Event Register,
Clear on Read. Read this address to clear the Power Event
register. Address 03h returns the same data as address 02h
and reading address 03h clears all bits at both addresses.
Detect Event (Address 04h): Detect Event Register, Read
Only. The lower four bits in this register indicate that at least
one detection cycle for the corresponding port has com-
pleted; the logical OR of these four bits appears in the
Interrupt register as the Detect Complete bit. The upper four
bits indicate that at least one classification cycle for the
corresponding port has completed; the logical OR of these
four bits appears in the Interrupt register as the Class
Complete bit. In Manual mode, this register indicates that
the requested detection/classification cycle has completed
and the LTC4259 is awaiting further instructions. In
REGISTER FU CTIO S
U
Semiauto or Auto modes, these bits indicate that the De-
tect Status and Class Status bits in the Port Status regis-
ters are valid. The Detect Event bits latch high and will remain
high until cleared by reading from address 05h.
Detect Event CoR (Address 05h): Detect Event Register,
Clear on Read. Read this address to clear the Detect Event
register. Address 05h returns the same data as address 04h,
and reading address 05h clears all bits at both addresses.
Fault Event (Address 06h): Fault Event Register, Read Only.
The lower four bits in this register indicate that a
tICUT fault has occurred at the corresponding port; the logi-
cal OR of these four bits appears in the Interrupt register as
the tICUTFault bit. The upper four bits indicate that a Discon-
nect event has occurred at the corresponding port; the logi-
cal OR of these four bits appears in the Interrupt register as
the Disconnect bit. The Fault Event bits latch high and will
remain high until cleared by reading from address 07h.
Fault Event CoR (Address 07h): Fault Event Register, Clear
on Read. Read this address to clear the Fault Event regis-
ter. Address 07h returns the same data as address 06h and
reading address 07h clears all bits at both addresses.
tSTART Event (Address 08h): tSTART Event Register, Read
Only. The lower four bits in this register indicate that a tSTART
fault has occurred at the corresponding port; the logical OR
of these four bits appears in the Interrupt register as the
tSTART Fault bit. The tSTART Event bits latch high and will
remain high until cleared by reading from address 09h. The
upper four bits in this register are reserved and will always
read as 0.
tSTART Event CoR (Address 09h): tSTART Event Register,
Clear on Read. Read this address to clear the Fault Event
register. Address 09h returns the same data as address 08h
and reading address 09h clears all bits at both addresses.
Supply Event (Address 0Ah): Supply Event Register, Read
Only. Bit 1, Osc Fail, sets when the signal at Pin 36, OSCIN,
is absent or does not have the required amplitude and AC
disconnect cannot operate properly. The Osc Fail bit latches
high and will remain high until cleared by reading at 0Bh.
The Osc Fail bit is set after power on or reset. Power is re-
moved on ports with AC disconnect enabled independently
of the state of the Osc Fail bit. See AC Disconnect under
Applications Information for more details. Bit 4 indicates
that VEE has dropped below the VEE UVLO level (typically
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4259CGW | 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 |
| LTC4267CGN-1#TR | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4267IGN-1 | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4267CGN-1 | 1 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC4270BIUKG#TRPBF | SPECIALTY ANALOG CIRCUIT, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4260 | 制造商:LINER 制造商全称:Linear Technology 功能描述:UV, OV and Reverse Supply Protection Controller Low Operating Current: 125μA |
| LTC4260CGN | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N |
| LTC4260CGN#PBF | 功能描述:IC CTLR HOT SWAP I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LTC4260CGN#TR | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 80V 24-Pin SSOP N T/R |
| LTC4260CGN#TRPBF | 功能描述:IC HOT SWAP CNTRL I2C 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。