参数资料
型号: LTC6945IUFD#PBF
厂商: Linear Technology
文件页数: 3/28页
文件大小: 0K
描述: IC SYNTHESIZER INTEGER N 28QFN
软件下载: PLLWizard™
PLLWizard™, with .NET 2.0 installer
标准包装: 73
类型: *
PLL:
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 6GHz
除法器/乘法器: 是/无
电源电压: 3.15 V ~ 5.25 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 28-WFQFN 裸露焊盘
供应商设备封装: 28-QFN(4x5)
包装: 管件
LTC6945
11
6945f
OPERATION
Figure 3. Simplified PFD Schematic
Figure 4. UNLOCK and LOCK Timing
PHASE/FREQUENCY DETECTOR (PFD)
The phase/frequency detector (PFD), in conjunction with
the charge pump, produces source and sink current pulses
proportional to the phase difference between the outputs
of the R and N dividers. This action provides the necessary
feedback to phase-lock the loop, forcing a phase align-
ment at the PFD’s inputs. The PFD may be disabled with
the CPRST bit which prevents UP and DOWN pulses from
being produced. See Figure 3 for a simplified schematic
of the PFD.
The user sets the phase difference lock window time,
tLWW, for a valid LOCK condition with the LKWIN[1:0]
bits. See Table 3 for recommended settings for different
fPFD frequencies and the Applications Information section
for examples.
Table 3. LKWIN[1:0] Programming
LKWIN[1:0]
tLWW
fPFD
0
3ns
>5MHz
1
10ns
≤5MHz
2
30ns
≤1.7MHz
3
90ns
≤550kHz
The PFD phase difference must be less than tLWW for the
COUNTS number of successive counts before the lock
indicator asserts the LOCK flag. The LKCT[1:0] bits found
in register h09 are used to set COUNTS depending upon
the application. See Table 4 for LKCT[1:0] programming
and the Applications Information section for examples.
Table 4. LKCT[1:0] Programming
LKCT[1:0]
COUNTS
032
1
128
2
512
3
2048
When the PFD phase difference is greater than tLWW, the
lock indicator immediately asserts the UNLOCK status
flag and clears the LOCK flag, indicating an out-of-lock
condition. The UNLOCK flag is immediately de-asserted
when the phase difference is less than tLWW. See Figure 4
for more details.
DQ
RST
N DIV
DQ
RST
CPRST
UP
DOWN
6945 F03
DELAY
R DIV
LOCK INDICATOR
The lock indicator uses internal signals from the PFD to
measure phase coincidence between the R and N divider
output signals. It is enabled by setting the LKEN bit in
the serial port register h07, and produces both LOCK and
UNLOCK status flags, available through both the STAT
output and serial port register h00.
+tLWW
–tLWW
UNLOCK FLAG
LOCK FLAG
t = COUNTS/fPFD
6945 F04
0
PHASE
DIFFERENCE
AT PFD
相关PDF资料
PDF描述
X9409WV24T1 IC XDCP QUAD 64-TAP 10K 24-TSSOP
V150A3V3H200B CONVERTER MOD DC/DC 3.3V 200W
X9410YS24I-2.7 IC XDCP DUAL 64-TAP 2.5K 24-SOIC
X9410YS24I IC XDCP DUAL 64-TAP 2.5K 24-SOIC
X9410YS24-2.7 IC XDCP DUAL 64-TAP 2.5K 24-SOIC
相关代理商/技术参数
参数描述
LTC6946-1 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946-2 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946-3 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946IUFD-1#PBF 功能描述:IC INTEGER-N PLL W/VCO 28-QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
LTC6946IUFD-1#TRPBF 功能描述:IC INTEGER-N PLL W/VCO 28QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND