参数资料
型号: M38D24G6-XXXFP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
封装: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-64
文件页数: 58/136页
文件大小: 2856K
代理商: M38D24G6-XXXFP
Rev.3.02
Apr 10, 2008
Page 28 of 131
REJ03B0177-0302
38D2 Group
<Notes>
The interrupt request bit may be set to “1” in the following cases.
When setting the external interrupt active edge
Related bits: INT0 interrupt edge selection bit
(bit 0 of interrupt edge selection register
(address 003A16))
INT1 interrupt edge selection bit
(bit 1 of interrupt edge selection register)
INT2 interrupt edge selection bit
(bit 2 of interrupt edge selection register)
CNTR0 activate edge switch bit
(bits 6 and 7 of timer X control register 1
(address 002E16))
CNTR1 activate edge switch bit
(bits 6 of timer Y mode register
(address 003816))
When switching the interrupt sources of an interrupt vector
address where two or more interrupt sources are assigned
Related bit:
Timer Y/CNTR1 interrupt switch bit
(bit 3 of interrupt edge selection register)
If it is not necessary to generate an interrupt synchronized with
these settings, take the following sequence.
(1) Set the corresponding enable bit to “0” (disabled).
(2) Set the interrupt edge selection bit (the active edge switch
bit) or the interrupt source bit.
(3) Set the corresponding interrupt request bit to “0” after one
or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to “1” (enabled).
Fig. 20 Timing of interrupt request generation, interrupt request bit, and interrupt acceptance
T1
(1) The interrupt request bit for an interrupt request generated during period 1 is set to “1” at timing point IR1.
(2) The interrupt request bit for an interrupt request generated during period 2 is set to “1” at timing point IR1 or IR2.
The timing point at which the bit is set to “1” varies depending on conditions. When two or more interrupt
requests are generated during the period 2, each request bit may be set to “1” at timing point IR1 or IR2
separately.
T1 T2 T3 : Interrupt acceptance timing points
IR1 IR2 : Timings points at which the interrupt request bit is set to “1”.
Note : Period 2 indicates the last
φ cycle during one instruction cycle.
IR1T2
SYNC
IR2 T3
12
Internal clock
φ
Instruction cycle
Push onto stack
Vector fetch
Instruction cycle
相关PDF资料
PDF描述
MC68HC705MC4MS 8-BIT, UVPROM, 3 MHz, MICROCONTROLLER, CDIP28
MPC8270VRMHBX 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
MC9S12HZ64VFU 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC6805P6P 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP28
MC6805S2P 8-BIT, MROM, MICROCONTROLLER, PDIP28
相关代理商/技术参数
参数描述
M38D24G6XXXHP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G7XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G7XXXHP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G8XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G8XXXHP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER