- 您现在的位置：买卖IC网 > PDF目录299434 > M390S1723DTU-C7A 16M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 PDF资料下载
参数资料
| 型号： | M390S1723DTU-C7A |
| 元件分类： | DRAM |
| 英文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| 封装： | DIMM-168 |
| 文件页数： | 5/12页 |
| 文件大小： | 188K |
| 代理商： | M390S1723DTU-C7A |
M390S1723DTU
Rev. 0.1. Sept. 2001
PC133/PC100 Low Profile Registered DIMM
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
REGE
Register enable
The device operates in the transparent mode when REGE is low. When REGE is high,
the device operates in the registered mode. In registered mode, the Address and con-
trol inputs are latched if CLK is held at a high or low logic level. the inputs are stored in
the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm
Resistor on PCB. So if REGE of module is floating, this module will be operated as reg-
istered mode.
DQ0 ~ 63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7
Check bit
Check bits for ECC.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.
相关PDF资料 |
PDF描述 |
|---|---|
| M39208-15WNB1 | 256K X 8 FLASH 2.7V PROM, 150 ns, PDSO32 |
| M3933/10-17N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/25-65N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/10-16S | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/14-23S | 0 MHz - 12400 MHz RF/MICROWAVE FIXED ATTENUATOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M390S2858CT1 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:SDRAM DIMM |
| M390S2858CT1-C7A | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:SDRAM DIMM |
| M390S2858CT1-C7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:SDRAM DIMM |
| M390S2858CTU | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:PC133/PC100 Low Profile Registered DIMM |
| M390S2858CTU-C1H | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:PC133/PC100 Low Profile Registered DIMM |
发布紧急采购，3分钟左右您将得到回复。