收藏本站
参数资料
型号： M7020R
厂商： 意法半导体
英文描述： 32K x 68-bit Entry NETWORK SEARCH ENGINE
中文描述： 32K的× 68位进入网络搜索引擎
文件页数： 20/150页
文件大小： 996K
代理商： M7020R
M7020R
20/150
Full Out (FULO[1:0]).
FULO[1] and FULO[0] are
the same logical signal. One of these two signals
must be connected to the FULI of up to four down-
stream devices in a depth-cascaded table. Bit [0]
in the data array indicates if the entry is full (1) or
empty (0).This signal is asserted if all of the bits in
the data array are ’1s.’ Refer to Depth-Cascading
to Generate a “FULL” Signal, page 122.
Full Flag (FULL).
When asserted, this signal in-
dicates that the table consisting of many depth-
cascaded devices is full.
Device Identification
Device Identification (ID[4:0]).
The
coded device ID for a depth-cascaded system
starts at 00000 and goes up to 11110. 11111 is re-
served for a special broadcast address that se-
lects all cascaded search engines in the system.
binary-en-
On a broadcast READ-only, the device with the
LDEV bit set to '1' responds.
Supplies
Chip Core Supply (V
DD
).
This is equal to 1.8V.
Chip I/O Supply (V
DDQ
).
This is equal to either
2.5 or 3.3V.
Test Access Port
Test Data In (TDI).
This is the Test Access Port’s
Test Data In.
Test Clock (TCK).
This is the Test Access Port’s
Test Clock.
Test Data Out (TDO).
This is the Test Access
Port’s Test Data Out.
Test Mode Select (TMS).
This is the Test Ac-
cess Port’s Test Mode Select.
Test Reset (TRST_L).
This is the Test Access
Port’s Test Reset.
CLOCKS
The M7020R receives the CLK2X and PHS_L sig-
nals. It uses the PHS_L signal to divide CLK2X
and generate an internal clock (CLK), as shown in
Figure 9. The M7020R uses CLK2X and CLK for
internal operations.
Figure 9. Clocks (CLK2X and PHS_L)
Note:
Any reference to “CLK Cycles” means 1 cycle of the signal, “CLK.”
1. “CLK” is an internal signal.
CLK2X
PHS_L
CLK(1)
AI04750
相关PDF资料
PDF描述
M72DW64000B 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
M72DW64000B70ZT 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
M72DW64000B90ZT 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
M74AC574TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
M74AC574MTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
相关代理商/技术参数
参数描述
M7020R-050ZA1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE
M7020R-066ZA1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE
M7020R-083ZA1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE
M702-230442 功能描述:火线接头 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle
M702-230642 功能描述:火线接头 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*