- 您现在的位置：买卖IC网 > PDF目录359091 > M7020R (意法半导体) 32K x 68-bit Entry NETWORK SEARCH ENGINE PDF资料下载
参数资料
| 型号： | M7020R |
| 厂商： | 意法半导体 |
| 英文描述： | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 32K的× 68位进入网络搜索引擎 |
| 文件页数： | 46/150页 |
| 文件大小： | 996K |
| 代理商： | M7020R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页
M7020R
46/150
Table 28. Latency of SEARCH from Instruction to SRAM Access Cycle, 68-bit, Up to 8 Devices
Table 29. Shift of SSF and SSV from SADR
68-bit SEARCH on Tables Configured as x68 Using Up To 31 M7020R Devices
The hardware diagram of the search subsystem of
31 devices is shown in Figure 27, page 48. Each
of the four blocks in the diagram represents eight
M7020R devices (except the last, which has seven
devices). The diagram for a block of eight devices
is shown in Figure 28, page 49. The following are
the parameters programmed into the 31 devices:
– First thirty devices (devices 0–29):
CFG = 00000000, TLSZ = 10, HLAT = 001,
LRAM = 0, and LDEV = 0.
– Thirty-first device (device 30):
CFG = 00000000, TLSZ = 10, HLAT = 001,
LRAM = 1, and LDEV = 1.
Note:
All 31 devices must be programmed with the
same values for TLSZ and HLAT. Only the last de-
vice in the table must be programmed with
LRAM = 1 and LDEV = 1 (Device 30 in this case).
All other upstream devices must be programmed
with LRAM = 0 and LDEV = 0 (Devices 0 through
29 in this case).
The timing diagrams referred to in this paragraph
reference the HIT/MISS assumptions defined in
Table 30, page 47. For the purpose of illustrating
the timings, it is further assumed that there is only
one device with a matching entry in each of the
blocks. Figure 30, page 51 shows the timing dia-
gram for a SEARCH command in the 68-bit-con-
figured table of 31 devices for each of the eight
devices in Block Number 0. Figure 31, page 52
shows a timing diagram for a SEARCH command
in the 68-bit-configured table of 31 devices for the
all the devices in Block Number 1 (above the win-
ning device in that block). Figure 32, page 53
shows the timing diagram for the globally winning
device (defined as the final winner within its own
and all blocks) in Block Number 1. Figure 33, page
54 shows the timing diagram for all the devices be-
low the globally winning device in Block Number 1.
Figure 34, page 55, Figure 35, page 56, and Fig-
ure 36, page 57 show the timing diagrams of the
devices above the globally winning device, the glo-
bally winning device, and the devices below the
globally winning device, respectively, for Block
Number 2. Figure 37, page 58, Figure 38, page 59,
Figure 39, page 60, and Figure 40, page 61 show
the timing diagrams of the devices above globally
winning device, the globally winning device, and
the devices below the globally winning device ex-
cept the last device (Device 30), respectively, for
Block Number 3.
# of devices
Max Table Size
Latency in CLK Cycles
1 (TLSZ = 00)
32K x 68-bit
4
2–8 (TLSZ = 01)
256K x 68-bit
5
9–31 (TLSZ = 10)
992K x 68-bit
6
HLAT
Number of CLK Cycles
000
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
相关PDF资料 |
PDF描述 |
|---|---|
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B70ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B90ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M74AC574TTR | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
| M74AC574MTR | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M7020R-050ZA1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-066ZA1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M702-230442 | 功能描述:火线接头 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle |
| M702-230642 | 功能描述:火线接头 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle |
发布紧急采购，3分钟左右您将得到回复。