- 您现在的位置：买卖IC网 > PDF目录10753 > MAX19711ETN+ (Maxim Integrated Products)IC ANLG FRONT END 11MSPS 56-TQFN PDF资料下载
参数资料
| 型号： | MAX19711ETN+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 19/36页 |
| 文件大小： | 0K |
| 描述： | IC ANLG FRONT END 11MSPS 56-TQFN |
| 产品变化通告： | Product Discontinuation 09/Jun/2011 |
| 标准包装： | 43 |
| 位数： | 10 |
| 通道数： | 2 |
| 功率（瓦特）： | 37.5mW |
| 电压 - 电源，模拟： | 3V |
| 电压 - 电源，数字： | 3V |
| 封装/外壳： | 56-WFQFN 裸露焊盘 |
| 供应商设备封装： | 56-TQFN-EP（7x7） |
| 包装： | 管件 |
| 产品目录页面： | 1398 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
MAX19711
10-Bit, 11Msps, Full-Duplex
Analog Front-End
26
______________________________________________________________________________________
sequence. SCLK can idle either high or low between tran-
sitions. Figure 7 shows the detailed timing diagram of the
3-wire serial interface.
Mode-Recovery Timing
Figure 8 shows the mode-recovery timing diagram.
tWAKE is the wake-up time when exiting shutdown, idle,
or standby mode and entering Rx, Tx, or FD mode.
tENABLE is the recovery time when switching between
either Rx or Tx mode. tWAKE or tENABLE is the time for
the Rx ADC to settle within 1dB of specified SINAD per-
formance and Tx DAC settling to 10 LSB error. tWAKE
and tENABLE times are measured after either the 16-bit
serial command is latched into the MAX19711 by a
CS/WAKE transition high. In FAST mode, the recovery
time is 0.1s to switch to Rx mode and 1s to switch to
Tx mode.
System Clock Input (CLK)
Both the Rx ADC and Tx DAC share the CLK input. The
CLK input accepts a CMOS-compatible signal level set
by OVDD from 1.8V to VDD. Since the interstage conver-
sion of the device depends on the repeatability of the
rising and falling edges of the external clock, use a
clock with low jitter and fast rise and fall times (< 2ns).
Specifically, sampling occurs on the rising edge of the
clock signal, requiring this edge to provide the lowest
possible jitter. Any significant clock jitter limits the SNR
performance of the on-chip Rx ADC as follows:
where fIN represents the analog input frequency and
tAJ is the time of the clock jitter.
Clock jitter is especially critical for undersampling appli-
cations. Consider the clock input as an analog input
and route away from any analog input or other digital
signal lines. The MAX19711 clock input operates with
an OVDD / 2 voltage threshold and accepts a 50%
±15% duty cycle.
When the clock signal is stopped at CLK input (CLK =
0V or OVDD), all internal registers hold their last value
and the MAX19711 saves the last power-management
mode or Tx/Rx/FD command. All converter circuits (Rx
ADC, Tx DAC, aux-ADC, and aux-DACs) hold their last
value. When the clock signal is restarted at CLK, allow
7.2s (clock wake-up time) for the internal clock circuit-
ry to settle before updating the Tx DAC, reading a valid
Rx ADC conversion result, or starting an aux-ADC con-
version. This ensures the converters (Rx ADC, Tx DAC,
aux-ADC) meet all dynamic performance specifications.
The aux-DAC channels are not dependent on CLK, so
they may be updated when CLK is idle.
12-Bit, Auxiliary Control DACs
The MAX19711 includes three 12-bit aux-DACs (DAC1,
DAC2, DAC3) with 1s settling time for controlling vari-
able-gain amplifier (VGA), automatic gain-control
(AGC), and automatic frequency-control (AFC) func-
tions. The aux-DAC output range is 0.2V to 2.57V as
defined by VOH - VOL. During power-up, the VGA and
AGC outputs (DAC2 and DAC3) are at zero. The AFC
DAC (DAC1) is at 1.1V during power-up. The aux-DACs
can be independently controlled through the SPI bus,
except during SHDN mode where the aux-DACs are
turned off completely and the output voltage is set to
zero. In STBY and IDLE modes the aux-DACs maintain
the last value. On wake-up from SHDN, the aux-DACs
resume the last values.
Loading on the aux-DAC outputs should be carefully
observed to achieve specified settling time and stabili-
ty. The capacitive load must be kept to a maximum of
5pF including package and trace capacitance. The
log
SNR
ft
=×
××
×
20
1
2
π
IN
AJ
Figure 8. Mode-Recovery Timing Diagram
CS/WAKE
SCLK
DIN
16-BIT SERIAL DATA INPUT
AD0–AD9
ID/QD
DAC ANALOG OUTPUT
SETTLES TO 10 LSB ERROR
ADC DIGITAL OUTPUT SINAD
SETTLES TO WITHIN 1dB
tWAKE,SD,ST_ TO Rx MODE OR tENABLE,RX
tWAKE,SD,ST_ TO Tx MODE OR tENABLE,TX
相关PDF资料 |
PDF描述 |
|---|---|
| V300C2M50BF3 | CONVERTER MOD DC/DC 2V 50W |
| MAX9140EXK+T | IC COMPARATOR R-R SC70-5 |
| V300C2M50BF | CONVERTER MOD DC/DC 2V 50W |
| B37950K1104K072 | CAP CER 0.1UF 100V 10% X7R 1210 |
| AD7195BCPZ | IC AFE 24BIT 4.8K 32LFSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX19711ETN+ | 功能描述:ADC / DAC多通道 11Msps CODEC/AFE Full Duplex RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19711ETN+T | 功能描述:ADC / DAC多通道 11Msps CODEC/AFE Full Duplex RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19711ETN-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19711EVCMODU+ | 功能描述:数据转换 IC 开发工具 MAX19710/13 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX19711EVKIT | 功能描述:数据转换 IC 开发工具 RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。