- 您现在的位置：买卖IC网 > PDF目录16545 > MAX8660AETL+ (Maxim Integrated Products)IC POWER MANAGE XSCALE 40-TQFN PDF资料下载
参数资料
| 型号： | MAX8660AETL+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 26/44页 |
| 文件大小： | 0K |
| 描述： | IC POWER MANAGE XSCALE 40-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 应用： | 处理器 |
| 电源电压： | 2.6 V ~ 6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘 |
| 供应商设备封装： | 40-TQFN-EP（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
High-Efficiency, Low-I Q , PMICs with Dynamic
Voltage Management for Mobile Applications
Table 2. Maxim and Marvell PXA3xx Digital Signal Terminology
MAXIM
EN34
EN1, EN2, EN5
RSO
LBO
SDA
SCL
MARVELL
PWR_EN
SYS_EN
nRESET
nBATT_FAULT
GPIO33
PWR_SDA
GPIO32
PWR_SCL
DESCRIPTION
Active-High Enable Signal for Processor Core Power. The applications processor drives this
PWR_EN signal high to exit sleep mode. The processor’s PWR_EN logic is powered by the
MAX8660/MAX8661 “always on” V8 ( VCC_BBATT ) regulator during sleep mode.
Active-High Enable Signal for Peripheral Power Supplies. The applications processor drives
this SYS_EN signal high to enter run mode.
Active-Low Reset. The MAX8660/MAX8661 drive this signal low to reset the processor.
When RSO goes low, the MAX8660/MAX8661 I 2 C registers are reset to their default values.
Active-Low Battery Fault. The MAX8660/MAX8661 drive this signal low to signal the
processor that the battery has been removed or discharged.
I 2 C Serial-Data Input/Output. The MAX8660/MAX8861 SDA generally connects to both the
Marvell PXA3xx processor’s standard I 2 C data line ( GPIO33 ) and its dedicated power I 2 C
data line. This connection operates as an I 2 C multimaster system with the
MAX8660/MAX8661 accepting commands from both the standard I 2 C and the power I 2 C.
I 2 C Serial Clock. The MAX8660/MAX8661 SCL generally connects to both the Marvell
PXA3xx processor’s standard I 2 C clock line ( GPIO32 ) and its dedicated power I 2 C clock
line. This connection operates as an I 2 C multimaster system with the MAX8660/MAX8661
accepting commands from both the standard I 2 C and the power I 2 C.
Step-Down DC-DC Converters
(REG1–REG4)
REG1 (VCC_IO) Step-Down DC-DC Converter
Table 3. SET1 Logic
MAX8660/
SET1*
MAX8660B: V1 (V)
MAX8660A: V1 (V)
(MAX8660 Only)
REG1 is a high-efficiency (REG1 + REG8 I Q = 40μA)
2MHz current-mode step-down converter that outputs
up to 1200mA with efficiency up to 96% (see the
IN
UNCONNECTED
GROUND
3.3
3.0
2.85
2.5
2.0
1.8
Typical Operating Characteristics). The output voltage
(V1) is selected with the SET1 input as shown in Table
3. The REG1 output voltage selection is latched at the
end of the REG1 soft-start period. Changes in SET1
*SET1 is latched after REG1 startup.
Table 4. SET2 Logic
after the startup period have no effect.
EN1 is a dedicated enable input for REG1. Drive EN1
high to enable REG1 or drive EN1 low to disable REG1.
EN1 has hysteresis so that an RC may be used to
SET2*
IN
UNCONNECTED
MAX8660/MAX8660B/
MAX8661: V2 (V)
3.3
2.5
MAX8660A: V2 (V)
2.5
2.0
implement manual sequencing with respect to other
inputs. In systems based on Marvell PXA3xx proces-
sors, EN1, EN2, and EN5 are typically connected to
GROUND 1.8
*SET2 is latched after REG2 startup.
1.8
SYS_EN (Table 2).
The REG1 step-down regulator operates in either nor-
mal or forced-PWM mode. See the REG1–REG4 Step-
Down DC-DC Converter Operating Modes section for
more information.
REG1 has an on-chip synchronous rectifier. See the
REG1 –REG4 Synchronous Rectification section for
more information.
The REG1 regulator allows 100% duty-cycle operation.
See the REG1/REG2 100% Duty-Cycle Operation
(Dropout) section for more information.
26
REG2 (VCC_IO, VCC_MEM)
Step-Down DC-DC Converters
REG2 is a high-efficiency (REG2 + REG8 I Q = 40μA)
2MHz current-mode step-down DC-DC converter that
outputs up to 900mA with efficiency up to 96%. The out-
put voltage is selected with the SET2 input as shown in
Table 4. The REG2 output voltage selection is latched
at the end of the REG2 soft-start period. Changes in
SET2 after the startup period have no effect.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JTF-EZ-S | CONVERTER MOD DC/DC 72V 25W |
| H3BWH-2018M | IDC CABLE - HSR20H/AE20M/HPL20H |
| CE201210-R18J | INDUCTOR CHIP 180NH 0805 SMD |
| A6MMS-6006G | IDC CABLE - ADM60S/AE60G/ADM60S |
| VI-JT4-EZ-S | CONVERTER MOD DC/DC 48V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX8660AETL+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660AETL+T | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660BETL+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660BETL+T | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660ETL/V+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。