- 您现在的位置：买卖IC网 > PDF目录16545 > MAX8660AETL+ (Maxim Integrated Products)IC POWER MANAGE XSCALE 40-TQFN PDF资料下载
参数资料
| 型号： | MAX8660AETL+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 32/44页 |
| 文件大小： | 0K |
| 描述： | IC POWER MANAGE XSCALE 40-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 应用： | 处理器 |
| 电源电压： | 2.6 V ~ 6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘 |
| 供应商设备封装： | 40-TQFN-EP（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
High-Efficiency, Low-I Q , PMICs with Dynamic
Voltage Management for Mobile Applications
x ? 1 ? LBFTH ?
R 1 = R 3 x
R 2 = R 3 x ? LBFTH LBOR ? 1 ?
Voltage Monitors, Reset,
and Undervoltage-Lockout Functions
Undervoltage and Overvoltage Lockout
When the V IN is below V UVLO (typically 2.35V), the
MAX8660/MAX8661 enter its undervoltage-lockout
mode (UVLO). UVLO forces the device to a dormant
state. In UVLO, the input current is very low (1.5μA)
and all regulators are off. RSO and LBO are forced low
when the input voltage is between 1V (typ) and V UVLO .
The I 2 C does not function in UVLO, and the I 2 C register
contents are reset in UVLO.
When the input voltage is above V OVLO (typically 6.35V)
the MAX8660/MAX8661 enter overvoltage-lockout mode
(OVLO). OVLO mode protects the MAX8660/
MAX8661 from high-voltage stress. In OVLO, the input
current is 25μA and all regulators are off. RSO is held
low, the I 2 C does not function, and register contents are
reset in OVLO. LBO continues to function in OVLO; how-
ever, since LBO is typically pulled up to V8
(VCC_BBATT), LBO appears to go low in OVLO because
V8 is disabled. Alternatively, LBO may be pulled up to IN.
Reset Output ( RSO ) and MR Input
RSO is an open-drain reset output. As shown in Figure
1, RSO typically connects to the nRESET input of the
applications processor and is pulled up to V8
(VCC_BBATT). A low on nRESET causes the processor
to enter its reset state.
RSO is forced low when one or more of the following
LBR and LBF monitor the input voltage (usually a bat-
tery) and trigger the LBO output (Figure 7). The truth
table in Figure 7 shows that LBO is high impedance
when the voltage from LBR to AGND (V LBR ) exceeds
the low-battery rising threshold (V LBRTH = 1.25V typ).
LBO is low when the voltage from LBF to AGND (V LBF )
falls below the low-battery falling threshold (V LBFTH =
1.20V typ). On power-up, the LBR threshold must be
exceeded before LBO deasserts.
Connecting LBF to LBR and to a two-resistor voltage-
divider sets a 50mV hysteresis referred to LBF (hystere-
sis at the battery voltage is scaled up by the resistor
value), connecting LBF and LBR separately to a three-
resistor voltage-divider (Figure 7) allows the falling
threshold and rising threshold to be set separately
(achieving larger hysteresis). The Figure 7 resistor val-
ues are selected as a function of the desired falling
(V LBOF ) and rising (V LBOR ) thresholds as follows:
First, select R3 in the 100k ? to 1M ? range:
V LBOR ? V ?
V LBRTH ? V LBOF ?
? V xV ?
? V LBRTH x V LBOF ?
V8
(VCC_BBATT)
conditions occur:
? MR is low.
? V8 is below V RSOTH (2.2V falling typ).
? V IN is below V UVLO (2.35V typ).
+
R1
IN
LBF
MAX8660
MAX8661
LBO
? V IN is above V OVLO (6.35V typ).
S
Q
RSO is high impedance when all of the following condi-
tions are satisfied:
R2
V LBFTH
1.200V
AGND
? MR is high.
? V8 is above V RSOTH (2.35V rising typ).
? V UVLO < V IN < V OVLO .
LBR
R
? The RSO deassert delay (t VBHRSTH = 24ms typ) has
expired.
When RSO goes low, the MAX8660/MAX8661 I 2 C regis-
R3
V LBRTH
1.250V
ters are reset to their default values.
If the MR feature is not required, connect MR high. If
the RSO feature is not required, connect RSO low.
Low-Battery Detector ( LBO , LBF, LBR)
LBO is an open-drain output that typically connects to the
LBF
V LBF < V LBFTH
V LBF < V LBFTH
V LBF > V LBFTH
V LBF > V LBFTH
TRUTH TABLE
LBR
V LBR < V LBRTH
V LBR > V LBRTH
V LBR < V LBRTH
V LBR > V LBRTH
LBO
0
0
HOLD
1
nBATT_FAULT input of the applications processor to indi-
cate that the battery has been removed or discharged
(Figure 1). LBO is typically pulled up to V8 (VCC_BBATT).
32
Figure 7. Low-Battery Detector Functional Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JTF-EZ-S | CONVERTER MOD DC/DC 72V 25W |
| H3BWH-2018M | IDC CABLE - HSR20H/AE20M/HPL20H |
| CE201210-R18J | INDUCTOR CHIP 180NH 0805 SMD |
| A6MMS-6006G | IDC CABLE - ADM60S/AE60G/ADM60S |
| VI-JT4-EZ-S | CONVERTER MOD DC/DC 48V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX8660AETL+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660AETL+T | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660BETL+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660BETL+T | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX8660ETL/V+ | 功能描述:PMIC 解决方案 Low-IQ PMIC w/Dynamic V Mgt RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。