- 您现在的位置：买卖IC网 > PDF目录80382 > MB9AF314MPMC 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MB9AF314MPMC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80 |
| 封装： | 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件页数： | 15/114页 |
| 文件大小： | 1357K |
| 代理商： | MB9AF314MPMC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
111
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
The procedure for updating ICR1 differs from updating OCR1A when used for defining the TOP value. The ICR1 register is
not double buffered. This means that if ICR1 is changed to a low value when the counter is running with none or a low
prescaler value, there is a risk that the new ICR1 value written is lower than the current value of TCNT1. The result will then
be that the counter will miss the compare match at the TOP value. The counter will then have to count to the MAX value
(0xFFFF) and wrap around starting at 0x0000 before the compare match can occur. The OCR1A register however, is double
buffered. This feature allows the OCR1A I/O location to be written anytime. When the OCR1A I/O location is written the
value written will be put into the OCR1A buffer register. The OCR1A compare register will then be updated with the value in
the buffer register at the next timer clock cycle the TCNT1 matches TOP. The update is done at the same timer clock cycle
as the TCNT1 is cleared and the TOV1 flag is set.
Using the ICR1 register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A register is
free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed (by
changing the TOP value), using the OCR1A as TOP is clearly a better choice due to its double buffer feature.
In fast PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to
two will produce a inverted PWM and an non-inverted PWM output can be generated by setting the COM1x1:0 to three (see
Table on page 117). The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as
output (DDR_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x register at the compare match
between OCR1x and TCNT1, and clearing (or setting) the OC1x register at the timer clock cycle the counter is cleared
(changes from TOP to BOTTOM).
The PWM frequency for the output can be calculated by the following equation:
The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).
The extreme values for the OCR1x register represents special cases when generating a PWM waveform output in the fast
PWM mode. If the OCR1x is set equal to BOTTOM (0x0000) the output will be a narrow spike for each TOP+1 timer clock
cycle. Setting the OCR1x equal to TOP will result in a constant high or low output (depending on the polarity of the output set
by the COM1x1:0 bits.)
A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC1A to toggle its logical
level on each compare match (COM1A1:0 = 1). This applies only if OCR1A is used to define the TOP value
(WGM13:0 = 15). The waveform generated will have a maximum frequency of fOC1A = fclk_I/O/2 when OCR1A is set to zero
(0x0000). This feature is similar to the OC1A toggle in CTC mode, except the double buffer feature of the output compare
unit is enabled in the fast PWM mode.
16.9.4 Phase Correct PWM Mode
The phase correct pulse width modulation or phase correct PWM mode (WGM13:0 = 1, 2, 3, 10, or 11) provides a high
resolution phase correct PWM waveform generation option. The phase correct PWM mode is, like the phase and frequency
correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and
then from TOP to BOTTOM. In non-inverting compare output mode, the output compare (OC1x) is cleared on the compare
match between TCNT1 and OCR1x while upcounting, and set on the compare match while downcounting. In inverting output
compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single
slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor
control applications.
The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A.
The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is
16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:
fOCnxPWM
fclk_I/O
N1 TOP
+
()
×
------------------------------------
=
RPCPWM
TOP 1
+
()
log
2
()
log
---------------------------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| MB89537APV4 | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PBCC64 |
| M38062E6GP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| MSM80C31F-GS-VIK | 8-BIT, 12 MHz, MICROCONTROLLER, PQFP44 |
| MSM83C154-1GS-K | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11A8CFU1 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB9AF314MPMC-G-JNE1 | 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 80LQFP |
| MB9AF314NABGL-GE1 | 制造商:FUJITSU 功能描述: |
| MB9AF314NAPF-G-JNE1 | 功能描述:IC MCU 32BIT 256KB FLASH 100QFP 制造商:cypress semiconductor corp 系列:FM3 MB9A310A 包装:托盘 零件状态:在售 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO，EBI/EMI，I2C，LIN，UART/USART，USB 外设:DMA，LVD，POR，PWM，WDT I/O 数:83 程序存储容量:256KB（256K x 8） 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:32K x 8 电压 - 电源（Vcc/Vdd）:2.7 V ~ 5.5 V 数据转换器:A/D 16x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C（TA） 封装/外壳:100-BQFP 供应商器件封装:100-PQFP（20x14） 标准包装:66 |
| MB9AF314NAPMC-G-JNE2 | 功能描述:ARM? Cortex?-M3 FM3 MB9A310A Microcontroller IC 32-Bit 40MHz 256KB (256K x 8) FLASH 100-LQFP (14x14) 制造商:cypress semiconductor corp 系列:FM3 MB9A310A 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO，EBI/EMI，I2C，LIN，UART/USART，USB 外设:DMA，LVD，POR，PWM，WDT I/O 数:83 程序存储容量:256KB（256K x 8） 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:32K x 8 电压 - 电源（Vcc/Vdd）:2.7 V ~ 5.5 V 数据转换器:A/D 16x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C（TA） 封装/外壳:100-LQFP 供应商器件封装:100-LQFP（14x14） 标准包装:90 |
| MB9AF314NBGL-GE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core Size:32bit, No. of I/O's:83, Supply Voltage Min:2.7V, Supply Voltage Max:5.5V, Digital IC Case Style:BGA, No. of Pins:112, Program Memory Size:256KB, , RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。