参数资料
型号: MBM29DL161TD-70PFTR-E1
厂商: SPANSION LLC
元件分类: PROM
英文描述: 1M X 16 FLASH 3V PROM, 70 ns, PDSO48
封装: PLASTIC, REVERSE, TSOP-48
文件页数: 22/80页
文件大小: 565K
代理商: MBM29DL161TD-70PFTR-E1
MBM29DL16XTD/BD-70/90
Retired Product DS05-20874-8E_July 12, 2007
29
■ FUNCTIONAL DESCRIPTION
Simultaneous Operation
MBM29DL16XTD/BD have feature, which is capability of reading data from one bank of memory while a program
or erase operation is in progress in the other bank of memory (simultaneous operation), in addition to the
conventional features (read, program, erase, erase-suspend read, and erase-suspend program). The bank
selection can be selected by bank address (A15 to A19) with zero latency.
The MBM29DL161TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors) and Bank 2 (64KB × thirty-one sectors).
The MBM29DL162TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × three sectors) and Bank 2 (64KB × twenty eight sectors).
The MBM29DL163TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × seven sectors) and Bank 2 (64KB × twenty four sectors).
The MBM29DL164TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × fifteen sectors) and Bank 2 (64KB × sixteen sectors).
The simultaneous operation can not execute multi-function mode in the same bank. “Simultaneous Operation
Table” shows combination to be possible for simultaneous operation. (Refer to “(8) Bank-to-bank Read/Write
Timing Diagram” in
■TIMING DIAGRAM.)
Simultaneous Operation Table
*: An erase operation may also be supended to read from or program to a sector not being erased.
Read Mode
The MBM29DL16XTD/BD have two control functions which must be satisfied in order to obtain data at the
outputs. CE is the power control and should be used for a device selection. OE is the output control and should
be used to gate data to the output pins if a device is selected.
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable
access time (tCE) is the delay from stable addresses and stable CE to valid data at the output pins. The output
enable access time is the delay from the falling edge of OE to valid data at the output pins. (Assuming the
addresses have been stable for at least tACC-tOE time.) When reading out a data without changing addresses after
power-up, it is necessary to input hardware reset or to change CE pin from “H” or “L”
Standby Mode
There are two ways to implement the standby mode on the MBM29DL16XTD/BD devices, one using both the
CE and RESET pins; the other via the RESET pin only.
When using both pins, a CMOS standby mode is achieved with CE and RESET inputs both held at VCC ± 0.3 V.
Under this condition the current consumed is less than 5
μA Max. During Embedded Algorithm operation, VCC
active current (ICC2) is required even CE = “H”. The device can be read with standard access time (tCE) from either
of these standby modes.
Case
Bank 1 Status
Bank 2 Status
1
Read mode
2
Read mode
Autoselect mode
3
Read mode
Program mode
4
Read mode
Erase mode *
5
Autoselect mode
Read mode
6
Program mode
Read mode
7
Erase mode *
Read mode
相关PDF资料
PDF描述
MBM29LV651UE-90TN 4M X 16 FLASH 3V PROM, 90 ns, PDSO48
MBM29LV800TA-12PFTR-X 1M X 8 FLASH 3V PROM, 120 ns, PDSO48
MBM29PL32BM10TN-E1 2M X 16 FLASH 3V PROM, 100 ns, PDSO48
MBM29PL32TM90TN-E1 2M X 16 FLASH 3V PROM, 90 ns, PDSO48
MBN400GR12A 400 A, 1200 V, N-CHANNEL IGBT
相关代理商/技术参数
参数描述
MBM29DL161TD-90PBT 制造商:SPANSION 制造商全称:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL161TD-90PFTN 制造商:SPANSION 制造商全称:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL161TD-90PFTR 制造商:SPANSION 制造商全称:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL161TE 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16M (2MX8/1MX16) BIT Dual Operation
MBM29DL161TE-12 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16M (2M X 8/1M X 16) BIT Dual Operation