- 您现在的位置：买卖IC网 > PDF目录299463 > MBM29F800TA-70PFTN-E1 (SPANSION LLC) 512K X 16 FLASH 5V PROM, 70 ns, PDSO48 PDF资料下载
参数资料
| 型号： | MBM29F800TA-70PFTN-E1 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 512K X 16 FLASH 5V PROM, 70 ns, PDSO48 |
| 封装： | PLASTIC, TSOP1-48 |
| 文件页数： | 13/49页 |
| 文件大小： | 693K |
| 代理商： | MBM29F800TA-70PFTN-E1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
MBM29F800TA-55/-70/-90/MBM29F800BA-55/-70/-90
19
DQ6
Toggle Bit I
The MBM29F800TA/BA also feature the “Toggle Bit I” as a method to indicate to the host system that the
Embedded Algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from
the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm
cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During
programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence.
For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six
write pulse sequence. The Toggle Bit I is active during the sector time out.
In programming, if the sector being written to is protected, the toggle bit l will toggle for about 2 s and then stop
toggling without the data having changed. In erase, the device will erase all the selected sectors except for the
ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 s
and then drop back into read mode, having changed none of the data.
Either CE or OE toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will
cause the DQ6 to toggle.
See “Toggle Bit I during Embedded Algorithm Operations” in s TIMING DIAGRAM for the Toggle Bit I timing
specifications and diagrams.
DQ5
Exceeded Timing Limits
DQ5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under
these conditions DQ5 will produce a “1”. This is a failure condition which indicates that the program or erase
cycle was not successfully completed. Data Polling is the only operating function of the devices under this
condition. The CE circuit will partially power down the device under these conditions (to approximately 2 mA).
The OE and WE pins will control the output disable functions as described in “MBM29F800TA/BA User Bus
Operation (BYTE = VIH)” and “MBM29F800TA/BA User Bus Operation (BYTE = VIH)” in s DEVICE BUS
OPERATION.
The DQ5 failure condition may also appear if a user tries to program a non blank location without erasing. In this
case the device locks out and never complete the Embedded Algorithm operation. Hence, the system never
reads a valid data on DQ7 bit and DQ6 never stops toggling. Once the device has exceeded timing limits, the
DQ5 bit will indicate a “1.” Please note that this is not a device failure condition since the device was incorrectly
used. If this occurs, rest the device with command sequence.
DQ3
Sector Erase Timer
After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will
remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase
command sequence.
If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ3 may
be used to determine if the sector erase timer window is still open. If DQ3 is high (“1”) the internally controlled
erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase
operation is completed as indicated by Data Polling or Toggle Bit I. If DQ3 is low (“0”), the device will accept
additional sector erase commands. To insure the command has been accepted, the system software should
check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 were high on the
second status check, the command may not have been accepted.
Refer to “Hardware Sequence Flags” : Hardware Sequence Flags.
相关PDF资料 |
PDF描述 |
|---|---|
| MBR-2051-1B5T | 51 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A1T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A2T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A3T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A4T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MBM29F800TA-70PFTN-SFL(E1) | 制造商:Fujitsu 功能描述: |
| MBM29F800TA-70PFTN-SFLE1 | 制造商:Spansion 功能描述:IC 5V 8M FLASH |
| MBM29F800TA-70PFTR | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
| MBM29F800TA-90 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
| MBM29F800TA-90PF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
发布紧急采购，3分钟左右您将得到回复。