- 您现在的位置：买卖IC网 > PDF目录299463 > MBM29F800TA-70PFTN-E1 (SPANSION LLC) 512K X 16 FLASH 5V PROM, 70 ns, PDSO48 PDF资料下载
参数资料
| 型号： | MBM29F800TA-70PFTN-E1 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 512K X 16 FLASH 5V PROM, 70 ns, PDSO48 |
| 封装： | PLASTIC, TSOP1-48 |
| 文件页数： | 15/49页 |
| 文件大小： | 693K |
| 代理商： | MBM29F800TA-70PFTN-E1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
MBM29F800TA-55/-70/-90/MBM29F800BA-55/-70/-90
21
Any operation in the process of being executed will be terminated and the internal state machine will be reset
to the read mode 20
s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the
device requires time of tRH before it will allow read access. When the RESET pin is low, the device will be in the
standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset
occurs during a program or erase operation, the data at that particular location will be corrupted. Please note
that the RY/BY output signal should be ignored during the RESET pulse. Refer to “RESET/RY/BY Timing
Diagram” in s TIMING DIAGRAM for the timing diagram. Refer to “Temporary Sector Unprotection” in
s FUNCTIONAL DESCRIPTION for additional functionality.
If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s)
cannot be used.
Byte/Word Configuration
The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F800TA/BA device. When this
pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ15 to
DQ0. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, the DQ15/A-1 pin
becomes the lowest address bit and DQ14 to DQ8 bits are tri-stated. However, the command bus cycle is always
an 8-bit operation and hence commands are written at DQ7 to DQ0 and the DQ15 to DQ8 bits are ignored. Refer
to “Timing Diagram for Word Mode Configuration”, “Timing Diagram for Byte Mode Configuration” and “BYTE
Timing Diagram for Write Operations” in s TIMING DIAGRAM for the timing diagram.
Data Protection
The MBM29F800TA/BA are designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power up the device automatically
resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the
memory contents only occurs after successful completion of specific multi-bus cycle command sequences.
The device also incorporate several features to prevent inadvertent write cycles resulting form VCC power-up and
power-down transitions or system noise.
Low VCC Write Inhibit
To avoid initiation of a write cycle during VCC power-up and power-down, a write cycle is locked out for VCC less
than 3.2 V (typically 3.7 V). If VCC < VLKO, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until
the VCC level is greater than VLKO. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when VCC is above 3.2 V.
If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.
Logical Inhibit
Writing is inhibited by holding any one of OE = VIL, CE = VIH, or WE = VIH. To initiate a write cycle CE and WE
must be a logical zero while OE is a logical one.
Power-Up Write Inhibit
Power-up of the device with WE = CE = VIL and OE = VIH will not accept commands on the rising edge of WE.
The internal state machine is automatically reset to the read mode on power-up.
Sector Protection
Device user is able to protect each sector individually to store and protect data.
Protection circuit voids both write and erase commands that are addressed to protected sectors.
Any commands to write or erase addressed to protected sector are ignore. Refer to “Sector Protection” in
s FUNCTIONAL DESCRIPTION.
相关PDF资料 |
PDF描述 |
|---|---|
| MBR-2051-1B5T | 51 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A1T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A2T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A3T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
| MBR-2069-0A4T | 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MBM29F800TA-70PFTN-SFL(E1) | 制造商:Fujitsu 功能描述: |
| MBM29F800TA-70PFTN-SFLE1 | 制造商:Spansion 功能描述:IC 5V 8M FLASH |
| MBM29F800TA-70PFTR | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
| MBM29F800TA-90 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
| MBM29F800TA-90PF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT |
发布紧急采购，3分钟左右您将得到回复。