- 您现在的位置：买卖IC网 > PDF目录1948 > MC56F8257VLH (Freescale Semiconductor)DSC 64K FLASH 60MHZ 64-LQFP PDF资料下载
参数资料
| 型号： | MC56F8257VLH |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 33/88页 |
| 文件大小： | 0K |
| 描述： | DSC 64K FLASH 60MHZ 64-LQFP |
| 标准包装： | 160 |
| 系列： | 56F8xxx |
| 核心处理器： | 56800E |
| 芯体尺寸： | 16-位 |
| 速度： | 60MHz |
| 连通性： | CAN，I²C，LIN，SCI，SPI |
| 外围设备： | LVD，POR，PWM，WDT |
| 输入/输出数： | 54 |
| 程序存储器容量： | 64KB（32K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 4K x 16 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 16x12b，D/A 1x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 64-LQFP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
General System Control Information
MC56F825x/MC56F824x Digital Signal Controller, Rev. 3
Freescale Semiconductor
39
Figure 11. Connecting an External Clock Signal Using GPIO
5.5
Interrupt Controller
The MC56F825x/MC56F824x interrupt controller (INTC) module arbitrates the various interrupt requests (IRQs). When an
interrupt of sufficient priority exists, the INTC signals to the 56800E core and provides the address to which to jump to service
the interrupt.
The interrupt controller contains registers that allow each of the 66 interrupt sources to be set to one of three priority levels
(excluding certain interrupt sources that have fixed priority) or to be disabled. Next, all interrupt requests of a given level are
priority encoded to determine the lowest numeric value of the active interrupt requests for that level. Within a given priority
level, the lowest vector number is the highest priority, and the highest vector number is the lowest priority.
Any two interrupt sources can be assigned to faster interrupts. Fast interrupts are described in the DSP56800E Reference
Manual. The interrupt controller recognizes fast interrupts before the core does.
A fast interrupt is defined by:
1. Setting the priority of the interrupt as level 2 with the appropriate field in the Interrupt Priority Register (IPR)
registers
2. Setting the Fast Interrupt Match (FIMn) register to the appropriate vector number
3. Setting the Fast Interrupt Vector Address Low (FIVALn) and Fast Interrupt Vector Address High (FIVAHn)
registers with the address of the code for the fast interrupt
When an interrupt occurs, its vector number is compared with the FIM0 and FIM1 register values. If a match occurs, and it is
a level 2 interrupt, the INTC handles it as a Fast Interrupt. The INTC takes the vector address from the appropriate FIVALn and
FIVAHn registers, instead of generating an address that is an offset from the VBA.
The core then fetches the instruction from the indicated vector address instead of jumping to the vector table. If the instruction
is not a JSR, the core starts its fast interrupt handling. Refer to section 9.3.3.3 of DSP56800E 16-Bit Core Reference Manual
for details.
Table 48 on page 85 provides the MC56F825x/MC56F824x’s interrupt table contents and interrupt priority structure.
5.6
System Integration Module (SIM)
The SIM module consists of the glue logic that ties together the system-on-a-chip. It controls distribution of resets and clocks
and provides a number of control features, including pin muxing control, inter-module connection control (such as connecting
comparator output to eFlexPWM fault input), individual peripheral enabling/disabling, clock rate control for quad timers and
SCIs, enabling peripheral operation in stop mode, and port configuration overwrite protection. For more information, refer to
the device’s reference manual.
The SIM is responsible for the following functions:
Chip reset sequencing
Core and peripheral clock control and distribution
Stop/wait mode control
System status control
Registers containing the JTAG ID of the chip
Controls for programmable peripheral and GPIO connections
CLKIN
External Clock (
≤ 120 MHz)
EXT_SEL & CLK_MODE = 1
GPIOC_PER0 = 0
GPS_C0 = 1
MC56F825x/MC56F824x
相关PDF资料 |
PDF描述 |
|---|---|
| MC56F8322VFAE | IC DSP 16BIT 60MHZ 48-LQFP |
| MC56F8323VFBE | IC MPU HYBRID DSP 32K 64-LQFP |
| MC56F8335VFGE | IC DIGITAL SIGNAL CTLR 128-LQFP |
| MC56F8345MFGE | IC DSP 16BIT 60MHZ 128-LQFP |
| MC56F8346VFVE | IC DSP 16BIT 60MHZ 144-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC56F825X | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller Battery chargers and management |
| MC56F82723VFM | 制造商:Freescale Semiconductor 功能描述:MC56F Series 100 MHz 32 KB Flash 3 KB SRAM 32-Bit Microcontroller - QFN-32 |
| MC56F82726VLF | 制造商:Freescale Semiconductor 功能描述:MC56F82726 Series 32 Bit 100 MHz 32 kB Flash 3 KB SRAM Microcontroller - LQFP-48 |
| MC56F82726VLFR | 制造商:Freescale Semiconductor 功能描述:IC DSC 32BIT 32KB FLASH 48LQFP |
| MC56F82728VLH | 制造商:Freescale Semiconductor 功能描述:IC DSC 32BIT 32KB FLASH 64LQFP |
发布紧急采购，3分钟左右您将得到回复。