- 您现在的位置：买卖IC网 > PDF目录80429 > MC68302FC20CR2 (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 PDF资料下载
参数资料
| 型号： | MC68302FC20CR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封装： | 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132 |
| 文件页数： | 44/128页 |
| 文件大小： | 641K |
| 代理商： | MC68302FC20CR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68EN302 Module Bus Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
2-5
During reset, CS1, CS2 and CS3 are disabled via the EN bit in the BR1, BR2 and BR3
registers.
Note that when in disable CPU mode, the CS0 function is replaced by IOUT2.
Bits 15–8—Reserved. Should be written to zero by the host processor. These bits are
always read as zero.
CSPE—Chip Select Parity Enable. This bit enables parity checking and generation when
the corresponding Chip Select is generated. Unless the corresponding chip select is set to
8-bit operation, parity is generated and checked on both bytes.
Bits 6–5—Reserved. Should be written to zero by the host processor. This bit is always read
as zero.
FCE—Fast Cycle Enable. This bit enables fast mode operation. When using fast cycles, CS
and AS are not negated between 8 bits of a 16 bit transfer, allowing a 16-bit transfer to occur
on an 8-bit bus in 5 clocks rather than 6.
DT2–DT0—DTACK. These bits are used to determine whether DTACK is generated
internally with a programmable number of wait states or externally by the peripheral. When
done internally, the MC68EN302 provides the option of allowing 16-bit accesses to take
place in two-three clock external 8-bit accesses. The 68000 only sees a single six clock
access internally during this mode of operation. This functionality is also referred to as
‘minus one wait state option.’ Note that an 8-bit operand access requires a 4 clock bus cycle.
Table 2-4 shows how the bits are encoded.
EN8—Enable 8-bit chip select. When set to a one, the 8-bit chip select operation is enabled.
If the system is booted from an 8-bit memory, the system must drive the BUSW pin low
during system reset which sets the EN8 bit for all four CSER registers. This assures that the
device is able to access 8-bit memories as well as 16-bit memories. In 8-bit mode bits D15–
D8 of the data bus are used.
15
14
13
12
11
10
9876543210
00000000
CSPE
0
FCE
DT2
DT1
DT0
EN8
Table 2-4. DT Bit Encoding
DT BIT ENCODING
WAIT STATES
000
-1
001
0
010
1
011
2
100
3
101
4
110
5
111
No DTACK
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC000RC12 | 32-BIT, 12 MHz, MICROPROCESSOR, CPGA68 |
| MC68HC05B32B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705B16CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705P6AVP | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC711K4MFU2 | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68302FC25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302FC25C | 功能描述:IC MPU MULTI-PROTOCOL 132-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68302FE16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
| MC68302FE16C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
| MC68302FE20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
发布紧急采购，3分钟左右您将得到回复。