- 您现在的位置：买卖IC网 > PDF目录80429 > MC68302FC20CR2 (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 PDF资料下载
参数资料
| 型号： | MC68302FC20CR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封装： | 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132 |
| 文件页数： | 45/128页 |
| 文件大小： | 641K |
| 代理商： | MC68302FC20CR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68EN302 Module Bus Controller
2-6
MC68EN302 REFERENCE MANUAL
MOTOROLA
2.7 PARITY CONTROL AND STATUS REGISTER (PCSR)
This register controls and gives the status of the parity checking portions of the parity
circuitry. This register is set to 0x0000 upon hardware reset.
PIE—Parity Error Interrupt Enable. This bit determines if an interrupt is generated when a
parity error is detected.
0 = No interrupt is generated.
1 = Either a level 3 or level 5 interrupt is generated, depending upon the encoding of
the MIL bit in the IER register.
OPAR—Odd Parity. This bit is used to determine if odd or even parity is used.
0 = Parity is even.
1 = Parity is odd.
PEC—Parity Error Chip Selects (PEC3–PEC0). These status bits indicate that there was a
parity error in the corresponding Chip Select Bank. If one of the three bits is set to one, a
parity error is detected in the corresponding bank. If the PIE bit is set, a level 5 (or 3) interrupt
is driven to the processor as long as one of the PEC3–PEC0 bits are set. PEC3–PEC0 are
sticky bits which are cleared when a one is written to them or upon hardware reset. Writing
a zero does not change the value of the PEC bits. The PARITYE pin is asserted until the
PEC3–PEC0 bits are all cleared.
NOTE
If the Parity Pin Enable bit (PPE in MBC CSR) = 0 and parity is
enabled with CSPE in CSER3–CSER0, then a parity error will be
reported on the associated PEC bit.
PED—Parity Error DRAM (PED1–PED0). These status bits indicate that there was a parity
error in the corresponding DRAM bank. If one of the two bits is set to one, a parity error is
detected in the corresponding bank. If the PIE bit is set, a level 5 (or 3) interrupt is driven to
the processor as long as one of the PED bits is set. PED are sticky bits which are cleared
when a one is written to them or upon hardware reset. Writing a zero does not change the
value of the PED bits. Writing a zero does not change the value of the PED bits. The
PARITYE pin is asserted as long as a PED bit is set.
NOTE
If the Parity Pin Enable bit (PPE in MBC CSR) = 0 and parity is
enabled on the DRAM interface (PE1 and/or PE0 = 1 in DCR)
then a parity error will be reported on PED1–PED0.
PIV—Parity Error Interrupt Vector (PIV7–PIV0). If the PIE bit is set, a parity error generates
a level 5 (or 3) interrupt. The PIV bits determine what interrupt vector is returned in response
to a level 5 (or 3) parity error interrupt.
15
14
13
12
11
10
9876543210
PIE
OPAR PEC3 PEC2 PEC1 PEC0 PED1 PED0
PIV7
PIV6
PIV5
PIV4
PIV3
PIV2
PIV1
PIV0
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC000RC12 | 32-BIT, 12 MHz, MICROPROCESSOR, CPGA68 |
| MC68HC05B32B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705B16CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705P6AVP | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC711K4MFU2 | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68302FC25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302FC25C | 功能描述:IC MPU MULTI-PROTOCOL 132-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68302FE16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
| MC68302FE16C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
| MC68302FE20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Communications Controller |
发布紧急采购，3分钟左右您将得到回复。