参数资料
型号: MC68HC05T7B
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
封装: SDIP-56
文件页数: 4/109页
文件大小: 9008K
代理商: MC68HC05T7B
External Interrupt Module (IRQ)
Operation
MC68HC705KJ1MC68HRC705KJ1MC68HLC705KJ1 — Rev. 3.0
Technical Data
MOTOROLA
External Interrupt Module (IRQ)
103
9.4.1 IRQ/VPP Pin
An interrupt signal on the IRQ/VPP pin latches an external interrupt
request. The LEVEL bit in the mask option register provides negative
edge-sensitive triggering or both negative edge-sensitive and low
level-sensitive triggering for the interrupt function.
If edge- and level-sensitive triggering is selected, a falling edge or a low
level on the IRQ/VPP pin latches an external interrupt request. Edge- and
level-sensitive triggering allows the use of multiple wired-OR external
interrupt sources. An external interrupt request is latched as long as any
source is holding the IRQ/VPP pin low.
If level-sensitive triggering is selected, the IRQ/VPP input requires an
external resistor to VDD for wired-OR operation. If the IRQ/VPP pin is not
used, it must be tied to the VDD supply.
If edge-sensitive-only triggering is selected, a falling edge on the
IRQ/VPP pin latches an external interrupt request. A subsequent external
interrupt request can be latched only after the voltage level on the
IRQ/VPP pin returns to logic 1 and then falls again to logic 0.
The IRQ/VPP pin contains an internal Schmitt trigger as part of its input
to improve noise immunity. The voltage on this pin can affect the mode
of operation and should not exceed VDD.
9.4.2 Optional External Interrupts
The inputs for the lower four bits of port A (PA0–PA3) can be connected
to the IRQ pin input of the CPU if enabled by the PIRQ bit in the mask
option register. This capability allows keyboard scan applications where
the transitions or levels on the I/O pins will behave the same as the
IRQ/VPP pin except for the inverted phase (logic 1, rising edge). The
active state of the IRQ/VPP pin is a logic 0 (falling edge).
The PA0–PA3 pins are selected as a group to function as IRQ interrupts
and are enabled by the IRQE bit in the IRQ status and control register.
The PA0–PA3 pins can be positive-edge triggered only or positive-edge
and high-level triggered.
相关PDF资料
PDF描述
MC68HC05V12CFNR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68
MC68HC08AS20FNR2 8-BIT, MROM, MICROCONTROLLER, PQCC52
MC68HC08AS20VFNR2 8-BIT, MROM, MICROCONTROLLER, PQCC52
MC68HC08AS20CFN 8-BIT, MROM, MICROCONTROLLER, PQCC52
MC68HC08AZ48AVFU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MC68HC05V12 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit
MC68HC05V12CFN 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05X16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit