- 您现在的位置：买卖IC网 > PDF目录80398 > MC68HC705CL16 (FREESCALE SEMICONDUCTOR INC) 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | MC68HC705CL16 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 119/145页 |
| 文件大小： | 673K |
| 代理商： | MC68HC705CL16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页当前第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
SERIAL PERIPHERAL INTERFACE
MOTOROLA
REV 2.0
9-3
from the bus clock. The clock rate is selected by bits (SPR1,SPR0) in the control
register. The SCK pin on the Master device becomes a xed output providing the
system clock to an enabled Slave or Slaves. The clock is used by the Master to
latch incoming Slave data on the MISO pin and shift out data to the Slave device
on the MOSI pin. The Master and Slave must be operated in the same timing
mode. The type of clock and its’ relationship with the data is controlled by bits
CPOL and CPHA. Reference Figure 9-1.
9.1.4 SS SLAVE SELECT (INPUT)
9.1.4.1
Slave Mode
The slave select (SS input) is generated by the master (parallel port may be used)
and used to “enable one” of several slaves to accept and/or return data or “enable
several” slaves to accept data. To insure a data byte transfer, the SS signal must
be low prior to occurrence of SCK and must not become high until after the 8th
(last) SCK cycle. Figure 9-1 shows the clock (SCK) and data relationship.
Depending on the state of the CPHA control bit, the SS pin pulled low: (1) allows
the rst bit of data onto the MISO system line for transfer and (2) prevents the
Slave from reading or writing the data register. A further description of the affect of
the (SS) pin and (CPHA) control bit on the i/o data register is given in the
description of the (WCOL) status ag. The (WCOL) ag warns the Slave if it has
had a conict between a transmission and a write of the data register. A high level
on SS forces MISO to the hi-Z state. Also, SCK and MOSI are ignored by the
disabled slave.
9.1.4.2
Master Mode
In this mode, Slave Select (SS) input is monitored to assure that it stays false
(high). If Slave Select becomes true, the device immediately exits the master
mode and becomes a slave (MSTR=0). Also, control bit (SPE) is forced to a zero
causing all SPI system pins to be inputs. An interrupt ag (MODF) is set warning
the device that the above events have occurred. The signicance of this is that a
collision has occurred; that is, two devices have both become masters. This is
normally the result of software error, although some systems may allow the
default master to “knock all other masters off the bus” if an erroneous bus state is
detected. This is, of course, a catastrophic event and it is the responsibility of the
default master to completely “clean up” the system.
9.2
SPI REGISTERS
The register addresses only show the low order address bits i.e ABL(1:0). The
registers can be placed anywhere in the device memory map by generating an
appropriate ‘Module Select’ signal in the map logic.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705MC4VDW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MSP430F2002TRSA | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16 |
| MPC8280CZUSLDX | 32-BIT, 375 MHz, RISC PROCESSOR, PBGA480 |
| MPC8270CZQUPEX | 32-BIT, 450 MHz, RISC PROCESSOR, PBGA516 |
| MPC8270ZQQLDX | 32-BIT, 333 MHz, RISC PROCESSOR, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC705E6CDW | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC705G1B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC705J1A | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705J1ACDW | 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| MC68HC705J1ACP | 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
发布紧急采购，3分钟左右您将得到回复。