参数资料
型号: MC7448VU867NC
厂商: Freescale Semiconductor
文件页数: 31/60页
文件大小: 0K
描述: IC MPU RISC 32BIT 360-FCCBGA
标准包装: 44
系列: MPC74xx
处理器类型: 32-位 MPC74xx PowerPC
速度: 867MHz
电压: 1V
安装类型: 表面贴装
封装/外壳: 360-CBGA,FCCBGA
供应商设备封装: 360-FCCBGA(25x25)
包装: 托盘
MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4
Freescale Semiconductor
37
System Design Information
9.1.2
System Bus Clock (SYSCLK) and Spread Spectrum Sources
Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference
emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise
magnitude in order to meet industry and government requirements. These clock sources intentionally add
long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 8
considers short-term (cycle-to-cycle) jitter only and the clock generator’s cycle-to-cycle output jitter
should meet the MPC7448 input cycle-to-cycle jitter requirement. Frequency modulation and spread are
separate concerns, and the MPC7448 is compatible with spread spectrum sources if the recommendations
listed in Table 13 are observed.
It is imperative to note that the processor’s minimum and maximum SYSCLK, core, and VCO frequencies
must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is
operated at its maximum rated core or bus frequency should avoid violating the stated limits by using
down-spreading only.
9.2
Power Supply Design and Sequencing
The following sections provide detailed information regarding power supply design for the MPC7448.
9.2.1
Power Supply Sequencing
The MPC7448 requires its power rails and clock to be applied in a specific sequence to ensure proper
device operation and to prevent device damage. The power sequencing requirements are as follows:
AVDD must be delayed with respect to VDD by the RC time constant of the PLL filter circuit
described in Section 9.2.2, “PLL Power Supply Filtering”. This time constant is nominally 100 s.
OVDD may ramp anytime before or after VDD and AVDD.
Additionally, the following requirements exist regarding the application of SYSCLK:
The voltage at the SYSCLK input must not exceed VDD until VDD has ramped to 0.9 V.
The voltage at the SYSCLK input must not exceed OVDD by more 20% during transients (see
overshoot/undershoot specifications in Figure 2) or 0.3 V DC (see Table 2) at any time.
Table 13. Spread Spectrum Clock Source Recommendations
At recommended operating conditions. See Table 4.
Parameter
Min
Max
Unit
Notes
Frequency modulation
50
kHz
1
Frequency spread
1.0
%
1, 2
Notes:
1. Guaranteed by design
2. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO
frequencies, must meet the minimum and maximum specifications given in Table 8.
相关PDF资料
PDF描述
MC7448VU667NC IC MPU RISC 32BIT 360-FCCBGA
MC7448VU600NC IC MPU RISC 32BIT 360-FCCBGA
MC7448VU1700LC IC MPU RISC 32BIT 360-FCCBGA
FMM36DREI CONN EDGECARD 72POS .156 EYELET
HSC60DTEF CONN EDGECARD 120POS .100 EYELET
相关代理商/技术参数
参数描述
MC7448VU867ND 功能描述:微处理器 - MPU APL8 RV2.2.1 1.0V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC7455_1102476 功能描述:4G LTE FB 3G HSPA+ GNSS NAM&EMEA 制造商:sierra wireless 系列:* 包装:剪切带(CT) 零件状态:在售 安装类型:卡边 封装/外壳:模块 标准包装:100
MC7455_1103578 功能描述:4G LTE FB 3G HSPA+ GNSS NAM&EMEA 制造商:sierra wireless 系列:MC 零件状态:在售 功能:调制解调器 调制或协议:Beidou,Galileo,GLONASS,GPS,LTE,WCDMA 应用:通用 接口:USB 灵敏度:- 功率 - 输出:- 数据速率(最大值):300Mbps 特性:- 电压 - 电源:- 标准包装:100
MC7455ARX1000LF 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7455ARX1000LG 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications