参数资料
型号: MC7448VU867NC
厂商: Freescale Semiconductor
文件页数: 49/60页
文件大小: 0K
描述: IC MPU RISC 32BIT 360-FCCBGA
标准包装: 44
系列: MPC74xx
处理器类型: 32-位 MPC74xx PowerPC
速度: 867MHz
电压: 1V
安装类型: 表面贴装
封装/外壳: 360-CBGA,FCCBGA
供应商设备封装: 360-FCCBGA(25x25)
包装: 托盘
MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4
Freescale Semiconductor
53
System Design Information
Solving for T, the equation becomes:
9.7.5
Dynamic Frequency Switching (DFS)
The DFS feature in the MPC7448 adds the ability to divide the processor-to-system bus ratio by two or
four during normal functional operation. Divide-by-two mode is enabled by setting the HID1[DFS2] bit
in software or by asserting the DFS2 pin via hardware. The MPC7448 can be returned for full speed by
clearing HID1[DFS2] or negating DFS2. Similarly, divide-by-four mode is enabled by setting
HID1[DFS4] in software or by asserting the DFS4 pin. In all cases, the frequency change occurs in 1 clock
cycle and no idle waiting period is required to switch between modes. Note that asserting either DFS2 or
DFS4 overrides software control of DFS, and that asserting both DFS2 and DFS4 disables DFS
completely, including software control. Additional information regarding DFS can be found in the
MPC7450 RISC Microprocessor Family Reference Manual. Note that minimum core frequency
requirements must be observed when enabling DFS, and the resulting core frequency must meet the
requirements for fcore_DFS given in Table 8.
9.7.5.1
Power Consumption with DFS Enabled
Power consumption with DFS enabled can be approximated using the following formula:
Where:
PDFS = Power consumption with DFS enabled
fDFS = Core frequency with DFS enabled
f = Core frequency prior to enabling DFS
P = Power consumption prior to enabling DFS (see Table 7)
PDS = Deep sleep mode power consumption (see Table 7)
The above is an approximation only. Power consumption with DFS enabled is not tested or guaranteed.
9.7.5.2
Bus-to-Core Multiplier Constraints with DFS
DFS is not available for all bus-to-core multipliers as configured by PLL_CFG[0:5] during hard reset. The
complete listing is shown in Table 16. Shaded cells represent DFS modes that are not available for a
particular PLL_CFG[0:5] setting. Should software or hardware attempt to transition to a multiplier that is
not supported, the device will remain at its current multiplier. For example, if a transition from
DFS-disabled to an unsupported divide-by-2 or divide-by-4 setting is attempted, the bus-to-core multiplier
will remain at the setting configured by the PLL_CFG[0:5] pins. In the case of an attempted transition from
a supported divide-by-2 mode to an unsupported divide-by-4 mode, the device will remain in divide-by-2
mode. In all cases, the HID1[PC0-5] bits will correctly reflect the current bus-to-core frequency multiplier.
nT =
VH – VL
__________
1.986
× 10–4
PDFS =
(P – PDS) + PDS
fDFS
___
f
相关PDF资料
PDF描述
MC7448VU667NC IC MPU RISC 32BIT 360-FCCBGA
MC7448VU600NC IC MPU RISC 32BIT 360-FCCBGA
MC7448VU1700LC IC MPU RISC 32BIT 360-FCCBGA
FMM36DREI CONN EDGECARD 72POS .156 EYELET
HSC60DTEF CONN EDGECARD 120POS .100 EYELET
相关代理商/技术参数
参数描述
MC7448VU867ND 功能描述:微处理器 - MPU APL8 RV2.2.1 1.0V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC7455_1102476 功能描述:4G LTE FB 3G HSPA+ GNSS NAM&EMEA 制造商:sierra wireless 系列:* 包装:剪切带(CT) 零件状态:在售 安装类型:卡边 封装/外壳:模块 标准包装:100
MC7455_1103578 功能描述:4G LTE FB 3G HSPA+ GNSS NAM&EMEA 制造商:sierra wireless 系列:MC 零件状态:在售 功能:调制解调器 调制或协议:Beidou,Galileo,GLONASS,GPS,LTE,WCDMA 应用:通用 接口:USB 灵敏度:- 功率 - 输出:- 数据速率(最大值):300Mbps 特性:- 电压 - 电源:- 标准包装:100
MC7455ARX1000LF 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7455ARX1000LG 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications