参数资料
型号: MC7457RX1000NC
厂商: Freescale Semiconductor
文件页数: 18/71页
文件大小: 0K
描述: IC MPU RISC 32BIT 483FCCBGA
标准包装: 36
系列: MPC74xx
处理器类型: 32-位 MPC74xx PowerPC
速度: 1.0GHz
电压: 1.1V
安装类型: 表面贴装
封装/外壳: 483-BCBGA,FCCBGA
供应商设备封装: 483-FCCBGA(29x29)
包装: 托盘
Electrical and Thermal Characteristics
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
25
5.2.4.1
Effects of L3OHCR Settings on L3 Bus AC Specifications
The AC timing of the L3 interface can be adjusted using the L3 Output Hold Control Register (L3OCHR).
Each field controls the timing for a group of signals. The AC timing specifications presented herein
represent the AC timing when the register contains the default value of 0x0000_0000. Incrementing a field
delays the associated signals, increasing the output valid time and hold time of the affected signals. In the
special case of delaying an L3_CLK signal, the net effect is to decrease the output valid and output hold
times of all signals being latched relative to that clock signal. The amount of delay added is summarized
in Table 12. Note that these settings affect output timing parameters only and do not impact input timing
parameters of the L3 bus in any way.
Table 11. Sample Points Calculation Parameters
Parameter
Symbol
Max
Unit
Notes
Delay from processor clock to internal_L3_CLK
tAC
3/4
tL3_CLK
1
Delay from internal_L3_CLK to L3_CLK[
n] output pins
tCO
3ns
2
Delay from L3_ECHO_CLK[
n] to receive latch
tECI
3ns
3
Notes:
1. This specification describes a logical offset between the internal clock edge used to launch the L3 address and control signals
(this clock edge is phase-aligned with the processor clock edge) and the internal clock edge used to launch the L3_CLK[
n]
signals. With proper board routing, this offset ensures that the L3_CLK[
n] edge will arrive at the SRAM within a valid address
window and provide adequate setup and hold time. This offset is reflected in the L3 bus interface AC timing specifications,
but must also be separately accounted for in the calculation of sample points and, thus, is specified here.
2. This specification is the delay from a rising or falling edge on the internal_L3_CLK signal to the corresponding rising or falling
edge at the L3CLK[
n] pins.
3. This specification is the delay from a rising or falling edge of L3_ECHO_CLK[
n] to data valid and ready to be sampled from
the FIFO.
Table 12. Effect of L3OHCR Settings on L3 Bus AC Timing
At recommended operating conditions. See Table 4.
Field Name1
Affected Signals
Value
Output Valid Time
Output Hold Time
Unit
Notes
Parameter
Symbol 2
Change 3
Parameter
Symbol 2
Change 3
L3AOH
L3_ADDR[18:0],
L3_CNTL[0:1]
0b00
tL3CHOV
0tL3CHOX
0ps
4
0b01
+50
0b10
+100
0b11
+150
相关PDF资料
PDF描述
IDT7025S30J IC SRAM 128KBIT 30NS 84PLCC
XC4020XL-3HT144C IC FPGA C-TEMP 3.3V 3SPD 144HQFP
XC4020XL-3BG256I IC FPGA I-TEMP 3.3V 3SPD 256PBGA
XC4020XL-3BG256C IC FPGA C-TEMP 3.3V 3SPD 256PBGA
IDT70V9269S9PRF8 IC SRAM 256KBIT 9NS 128TQFP
相关代理商/技术参数
参数描述
MC7457RX1200PB 制造商:Freescale Semiconductor 功能描述:A7, 1.35V +50MV/-30MV - Trays
MC7457RX1267LB 制造商:Freescale Semiconductor 功能描述:MPC74XX RISC 32-BIT 0.13UM 1.267GHZ 1.5V/1.8V/2.5V 483-PIN F - Trays
MC7457RX1267LC 功能描述:微处理器 - MPU APOLO7 RV1.2 1.3V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC7457RX1333PB 制造商:Freescale Semiconductor 功能描述:A7, 1.35V +50MV/-30MV - Trays
MC7457RX733NC 功能描述:IC MPU RISC 32BIT 483FCCBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘