- 您现在的位置：买卖IC网 > PDF目录26811 > MC88915TFN55 (FREESCALE SEMICONDUCTOR INC) 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF资料下载
参数资料
| 型号： | MC88915TFN55 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 10/18页 |
| 文件大小： | 401K |
| 代理商： | MC88915TFN55 |
MC88915T
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
43
Figure 9. Representation of a Potential Multi-Processing Application Utilizing the MC88915T
for Frequency Multiplication and Low Board-to-Board Skew
MC88915T System Level Testing Functionality
Three-state functionality was added to the 100 MHz version
of the MC88915T to ease system board testing. Bringing the
OE/RST pin low will put all outputs (except for LOCK) into the
high impedance state. As long as the PLL_EN pin is low, the
Q0–Q4, Q5, and the Q/2 outputs will remain in the low state
after the OE/RST until a falling SYNC edge is seen. The 2X_Q
output is the inverse of the SYNC signal in this mode. If the
3-state functionality is used, a pull-up or pull-down resistor must
be tied to the FEEDBACK input pin to prevent it from floating
when the fed back output goes into high impedance.
With the PLL_EN pin low the selected SNC signal is gated
directly into the internal clock distribution network, bypassing
and disabling the VCO. In this mode the outputs are directly
driven by the SYNC input (per the block diagram). This mode
can also be used for low frequency board testing.
NOTE: If the outputs are put into 3-state during normal PLL
operation, the loop will be broken and phase-lock will
be lost. It will take a maximum of 10 ms (tLOCK spec)
to regain phase-lock after the OE/RST pin goes back
high.
CMMU
CPU
CMMU
2f
PLL
MC88915T
CPU
CARD
CMMU
CPU
CMMU
2f
PLL
MC88915T
CPU
CARD
CLOCK
@ f
SYSTEM
CLOCK
SOURCE
DISTRIBUTE
CLOCK @ f
CLOCK @ 2f
AT POINT OF USE
MEMORY
CONTROL
2f
PLL
MC88915T
MEMORY
CARDS
CLOCK @ 2f
AT POINT OF USE
相关PDF资料 |
PDF描述 |
|---|---|
| MC88915TFN70 | 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| MC88916DW70 | 88916 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| MC88921DW | 88921 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| MC88LV915TFN | 88LV SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| MC88LV926DW | 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC88915TFN70 | 功能描述:IC DRIVER CLK PLL 70MHZ 28-PLCC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MC88915TFN70R2 | 功能描述:IC DRIVER CLK PLL 70MHZ 28-PLCC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MC88916 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW70 | 功能描述:IC DRIVER CLK PLL 70MHZ 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
发布紧急采购，3分钟左右您将得到回复。