- 您现在的位置：买卖IC网 > PDF目录2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF资料下载
参数资料
| 型号： | MC92604ZT |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 22/122页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 标准包装： | 630 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 2/2 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LBGA |
| 供应商设备封装： | 196-MAPBGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Glossary-2
Freescale Semiconductor
Inter Symbol Interference (ISI). A distortion caused by the high-frequency loss
characteristics of the transmission media.
L
Least-significant bit (lsb). The bit of the least value in an address, register, data element, or
instruction encoding.
M
Media access controller (MAC). The data link sublayer that is responsible for transferring
data to and from the physical layer.
N
Negated. Indicates inactive state of signal has been set. Refers to either inputs or outputs.
P
Physical coding sublayer (PCS). PCS is defined as part of a sublayer in the IEEE Std.
802.3-2002 [4]. The PCS sublayer encodes data bits into code-groups that can be
transmitted over the physical medium. It is used to couple the gigabit media independent
interface (GMII) and a physical medium attachment (PMA).
Phase Locked Loop (PLL).
Physical medium attachment (PMA) sublayer. The PMA is defined as part of a sublayer in
the IEEE Std. 802.3-2002 [4]. The PMA is part of the physical layer that provides
transmission, reception, collision detection, clock recovery, and skew alignment.
Parts per million (ppm).
R
Reduced Gigabit Media Independent Interface (RGMII). The reduced interface between
the reconciliation sublayer and the physical coding sublayer (PCS). The interface is
reduced from 8-bit wide to 4-bit wide and data transfer is DDR.
Reduced Ten Bit Interface (RTBI). The reduced interface between the reconciliation sublayer
and the physical coding sublayer (PCS).The interface is reduced from 10-bit wide to 5-bit
wide and data transfer is DDR.
Running disparity. The amount of DC imbalance over a history of symbols transmitted over
a link. Equal to the difference between the number of one and zero symbols transmitted.
SSerDes. Serializer/deserializer.
Symbol. One piece of information sent across the link; different from a bit in that bit implies
data where symbol is encoded data.
T
Ten bit interface physical layer (TBI PHY) interface.
W
Word synchronization. Alignment of two or more receivers’ data by adjusting for differences
in media and systemic delay between them such that data is presented by the receivers in
the same grouping as they were transmit.
相关PDF资料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。