
Introduction
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
1-4
Freescale Semiconductor
Figure 1-2. MC92604 Block Diagram
The MC92604 performs the physical coding sublayer (PCS) and the physical medium attachment (PMA)
sublayer for 1000BASE-X PHY as defined in clause 36 of the IEEE Std. 802.3-2002 specification [4].
Figure 1-3 shows a typical application for the MC92604 which may be used as a dual1000BASE-X PHY
or in backplane applications. On high density line cards with a large number of Gig-Ethernet ports, it is
desirable to use the RGMII interfaces to reduce the number of signal traces on the PCB.
The MC92604 may be used to interface directly to the Gigabit MACs integrated into the MPC
PowerQUICC III communications processors. They are also interface-compatible to C-Port’s C-3 and
C-5 network processors available from Freescale.
8B10B
Encoder
8B/10B
Decoder
Re
ce
iv
e
r
CLK GEN
XLINK_A_N
XLINK_A_P
RLINK_A_P
RLINK_A_N
T
ran
sm
it
ter
XMIT_A_[7:0]
RECV_A_[7:0]
RECV_A_RCLK
XMIT_A_K/ERR
PLL
LINK
CONTROLLER
REF_CLK_P
XMIT FIFO
RECV FIFO
BIST
8B10B
Encoder
8B/10B
Decoder
Re
ce
iv
e
r
CLK GEN
XLINK_B_N
XLINK_B_P
RLINK_B_P
RLINK_B_N
T
rans
mi
tte
r
RECV_B_[7:0]
RECV_B_RCLK
XMIT_B_K/ERR
XMIT FIFO
RECV FIFO
XMIT_B_CLK
BIST
REF_CLK_N
JTAG
CONTROLLER
TDI, TRST, TCK
TMS
XCVR_B_DISABLE
XCVR_A_DISABLE
XMIT_B_[7:0]
RECV_B_K
RECV_B_ERR
RESET
Configuration Inputs 1
1 Configuration signal inputs are: RECV_REF_A, COMPAT, REPE, HSE, ADIE, TBIE, BSYNC, LBOE, DROP_SYNC, TST_0, TST_1,
WSYNC0, WSYNC1, STNDBY, XMIT_REF_A, MEDIA, RCCE, JPACK, RECV_CLK_CENT, DDR,
MDIO
CONTROLLER
MD_DATA
MD_ADR[4:1]
MD_CLK
RECV_B_RCLK
RECV_A_RCLK
RECV_B_DV
XMIT_A_CLK
MDIO_EN
XMIT_A_ENABLE
XMIT_B_ENABLE
XCVR_A_LBE
XCVR_B_LBE
GTX_CLK0
GTX_CLK1
TDO
RECV_B_COMMA
RECV_A_K
RECV_A_ERR
RECV_A_DV
RECV_A_COMMA
ENABLE_AN, USE_DIFF_CLK, ENAB_RED, BROADCAST, XCVR_RSEL
TTL_REF_CLK