参数资料
型号: MC9328MX21CVK
厂商: Freescale Semiconductor
文件页数: 15/100页
文件大小: 0K
描述: IC MCU I.MX21 266MHZ 289-MAPBGA
标准包装: 152
系列: i.MX21
核心处理器: ARM9
芯体尺寸: 32-位
速度: 266MHz
连通性: 1 线,EBI/EMI,I²C,IrDA,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外围设备: DMA,I²S,LCD,POR,PWM,WDT
输入/输出数: 192
程序存储器类型: ROMless
电压 - 电源 (Vcc/Vdd): 1.45 V ~ 3.3 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 289-LFBGA
包装: 托盘
Specifications
MC9328MX21 Technical Data, Rev. 3.4
Freescale Semiconductor
21
3.8
BMI Interface Timing Diagram
3.8.1
Connecting BMI to ATI MMD Devices
3.8.1.1
ATI MMD Devices Drive the BMI_CLK/CS
In this mode MMD_MODE_SEL bit is set and MMD_CLKOUT bit is cleared. BMI_WRITE and
BMI_CLK/CS are input signals to BMI driving by ATI MMD chip set. Output signal BMI_READ_REQ
can be used as interrupt signal to inform MMD that data is ready in BMI TxFIFO for read access. MMD
can write data to BMI RxFIFO anytime as CPU or DMA can move data out from RxFIFO much faster
than the BMI interface. Overflow interrupt is generated if RxFIFO overflow is detected. Once this
happens, the new coming data is ignored.
3.8.1.1.1
MMD Read BMI Timing
Figure 6 shows the MMD read BMI timing when the MMD drives clock.
On each rising edge of BMI_CLK/CS BMI checks the BMI_WRITE logic level to determine if the current
cycle is a read cycle. It puts data into the data bus and enables the data out on the rising edge of BMI_CLK/
CS if BMI_WRITE is logic high. The BMI_READ_REQ is negated one hclk cycle after the BMI_CLK/
CS rising edge of last data read. The MMD cannot issues read command when BMI_READ_REQ is low
(no data in TxFIFO).
Table 13. DMA External Request and Grant Timing Parameters
Parameter
Description
3.0 V
1.8 V
Unit
WCS
BCS
WCS
BCS
tmin_assert
Minimum assertion time of External Grant
signal
8 hclk + 8.6
8 hclk + 2.74 8 hclk + 7.17 8 hclk + 3.25
ns
tmax_req_assert Maximum External request assertion time
after assertion of Grant signal
9 hclk - 20.66
9 hclk - 6.7
9 hclk - 17.96 9 hclk - 8.16
ns
tmax_read
Maximum External request assertion time
after first read completion
8 hclk - 6.21
8 hclk - 0.77
8 hclk - 5.84
8 hclk - 0.66
ns
tmax_write
Maximum External request assertion time
after completion of first write
3 hclk - 15.87 3 hclk - 8.83
3 hclk - 15.9
3 hclk - 9.12
ns
相关PDF资料
PDF描述
VI-26N-CU-S CONVERTER MOD DC/DC 18.5V 200W
AD74111YRUZ-REEL IC CODEC AUDIO MONO LP 16TSSOP
VI-B23-IW-B1 CONVERTER MOD DC/DC 24V 100W
VI-J3W-IX-S CONVERTER MOD DC/DC 5.5V 75W
SSM2603CPZ-REEL7 IC CODEC AUDIO LOW POWER 28LFCSP
相关代理商/技术参数
参数描述
MC9328MX21CVK 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC9328MX21CVKR2 功能描述:处理器 - 专门应用 DB I.MX21 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MC9328MX21CVM 功能描述:处理器 - 专门应用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MC9328MX21CVM 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC9328MX21CVMR2 功能描述:处理器 - 专门应用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432