- 您现在的位置：买卖IC网 > PDF目录11944 > MC9RS08KA1CSCR (Freescale Semiconductor)IC MCU 8-BIT 1K FLASH 8-SOIC PDF资料下载
参数资料
| 型号： | MC9RS08KA1CSCR |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 95/136页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8-BIT 1K FLASH 8-SOIC |
| 产品培训模块： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 标准包装： | 1 |
| 系列： | RS08 |
| 核心处理器： | RS08 |
| 芯体尺寸： | 8-位 |
| 速度： | 10MHz |
| 外围设备： | LVD，POR，WDT |
| 输入/输出数： | 4 |
| 程序存储器容量： | 1KB（1K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 63 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 726 (CN2011-ZH PDF) |
| 其它名称： | MC9RS08KA1CSCRDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页当前第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
Chapter 8 Central Processor Unit (RS08CPUV1)
MC9RS08KA2 Series Data Sheet, Rev. 4
Freescale Semiconductor
61
8.2.7
Page Select Register (PAGESEL)
This 8-bit page select register allows the user to access all memory locations in the entire
16K-byte address space through a page window located from $00C0 to $00FF. This register
resides at the memory mapped location $001F.
For details on the PAGESEL register, please refer to
the RS08 Core Reference Manual.
8.3
Addressing Modes
Whenever the MCU reads information from memory or writes information into memory, an addressing
mode is used to determine the exact address where the information is read from or written to. This section
explains several addressing modes and how each is useful in different programming situations.
Every opcode tells the CPU to perform a certain operation in a certain way. Many instructions, such as load
accumulator (LDA), allow several different ways to specify the memory location to be operated on, and
each addressing mode variation requires a separate opcode. All of these variations use the same instruction
mnemonic, and the assembler knows which opcode to use based on the syntax and location of the operand
field. In some cases, special characters are used to indicate a specific addressing mode (such as the #
[pound] symbol, which indicates immediate addressing mode). In other cases, the value of the operand
tells the assembler which addressing mode to use. For example, the assembler chooses short addressing
mode instead of direct addressing mode if the operand address is from $0000 to $001F. Besides allowing
the assembler to choose the addressing mode based on the operand address, assembler directives can also
be used to force direct or tiny/short addressing mode by using the “>” or “<” prefix before the operand,
respectively.
Some instructions use more than one addressing mode. For example, the move instructions use one
addressing mode to access the source value from memory and a second addressing mode to access the
destination memory location. For these move instructions, both addressing modes are listed in the
documentation. All branch instructions use relative (REL) addressing mode to determine the destination
for the branch, but BRCLR, BRSET, CBEQ, and DBNZ also must access a memory operand. These
instructions are classified by the addressing mode used for the memory operand, and the relative
addressing mode for the branch offset is assumed.
The discussion in the following paragraphs includes how each addressing mode works and the syntax clues
that instruct the assembler to use a specific addressing mode.
8.3.1
Inherent Addressing Mode (INH)
This addressing mode is used when the CPU inherently knows everything it needs to complete the
instruction and no addressing information is supplied in the source code. Usually, the operands that the
CPU needs are located in the CPU’s internal registers, as in LSLA, CLRA, INCA, SLA, RTS, and others.
A few inherent instructions, including no operation (NOP) and background (BGND), have no operands.
8.3.2
Relative Addressing Mode (REL)
Relative addressing mode is used to specify the offset address for branch instructions relative to the
program counter. Typically, the programmer specifies the destination with a program label or an
相关PDF资料 |
PDF描述 |
|---|---|
| V24A28T400B3 | CONVERTER MOD DC/DC 28V 400W |
| MC9S12HZ64CAA | IC MCU 16BIT 64K FLASH 80-QFP |
| 2-6457567-5 | ADPTR,DUP,LC,SR BEIGE,CER,LOGO |
| V24A28T400B | CONVERTER MOD DC/DC 28V 400W |
| MC908MR8MPE | IC MCU 8BIT 8K FLASH 28-PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC9RS08KA1DB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA1PC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA1SC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2_07 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。