- 您现在的位置：买卖IC网 > PDF目录11944 > MC9RS08KA1CSCR (Freescale Semiconductor)IC MCU 8-BIT 1K FLASH 8-SOIC PDF资料下载
参数资料
| 型号： | MC9RS08KA1CSCR |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 98/136页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8-BIT 1K FLASH 8-SOIC |
| 产品培训模块： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 标准包装： | 1 |
| 系列： | RS08 |
| 核心处理器： | RS08 |
| 芯体尺寸： | 8-位 |
| 速度： | 10MHz |
| 外围设备： | LVD，POR，WDT |
| 输入/输出数： | 4 |
| 程序存储器容量： | 1KB（1K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 63 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 726 (CN2011-ZH PDF) |
| 其它名称： | MC9RS08KA1CSCRDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页当前第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
Chapter 8 Central Processor Unit (RS08CPUV1)
MC9RS08KA2 Series Data Sheet, Rev. 4
64
Freescale Semiconductor
Reset events force the CPU to start over at the beginning of the application program, which forces
execution to start at $3FFD.
A host development system can cause the CPU to go to active background mode rather than
continuing to the next instruction in the application program.
8.4.1
Reset Sequence
Processing begins at the trailing edge of a reset event. The number of things that can cause reset events can
vary slightly from one RS08 derivative to another; however, the most common sources are: power-on
reset, the external RESET pin, low-voltage reset, COP watchdog timeout, illegal opcode detect, and illegal
address access. For more information about how the MCU recognizes reset events and determines the
difference between internal and external causes, refer to the Resets and Interrupts chapter.
Reset events force the MCU to immediately stop what it is doing and begin responding to reset. Any
instruction that was in process will be aborted immediately without completing any remaining clock
cycles. A short sequence of activities is completed to decide whether the source of reset was internal or
external and to record the cause of reset. For the remainder of the time, the reset source remains active and
the internal clocks are stopped to save power. At the trailing edge of the reset event, the clocks resume and
the CPU exits from the reset condition. The program counter is reset to $3FFD and an instruction fetch
will be started after the release of reset.
For the device to execute code from the on-chip memory starting from $3FFD after reset, care must be
taken to not force the BKDG pin low on the end of reset because this will force the device into active
background mode where the CPU will wait for a command from the background communication interface.
8.4.2
Interrupts
The interrupt mechanism in RS08 is not used to interrupt the normal flow of instructions; it is used to wake
up the RS08 from wait and stop modes. In run mode, interrupt events must be polled by the CPU. The
interrupt feature is not compatible with Freescale’s HC05, HC08, or HCS08 Families.
8.4.3
Wait and Stop Mode
Wait and stop modes are entered by executing a WAIT or STOP instruction, respectively. In these modes,
the clocks to the CPU are shut down to save power and CPU activity is suspended. The CPU remains in
this low-power state until an interrupt or reset event wakes it up. Please refer to the Resets and Interrupts
chapter for the effects of wait and stop on other device peripherals.
8.4.4
Active Background Mode
Active background mode refers to the condition in which the CPU has stopped executing user program
instructions and is waiting for serial commands from the background debug system. Refer to the
Development Support chapter for detailed information on active background mode.
The arithmetic left shift pseudo instruction is also available because its operation is identical to logical shift
left.
相关PDF资料 |
PDF描述 |
|---|---|
| V24A28T400B3 | CONVERTER MOD DC/DC 28V 400W |
| MC9S12HZ64CAA | IC MCU 16BIT 64K FLASH 80-QFP |
| 2-6457567-5 | ADPTR,DUP,LC,SR BEIGE,CER,LOGO |
| V24A28T400B | CONVERTER MOD DC/DC 28V 400W |
| MC908MR8MPE | IC MCU 8BIT 8K FLASH 28-PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC9RS08KA1DB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA1PC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA1SC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2_07 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。