参数资料
型号: MCIMX357DVM5BR2
厂商: Freescale Semiconductor
文件页数: 104/147页
文件大小: 0K
描述: IC MPU I.MX35 400MAPBGA
标准包装: 1,000
系列: i.MX35
核心处理器: ARM11
芯体尺寸: 32-位
速度: 532MHz
连通性: 1 线,CAN,EBI/EMI,以太网,I²C,MMC,SPI,SSI,UART/USART,USB OTG
外围设备: DMA,I²S,LCD,POR,PWM,WDT
输入/输出数: 96
程序存储器类型: ROMless
RAM 容量: 128K x 8
电压 - 电源 (Vcc/Vdd): 1.33 V ~ 1.47 V
振荡器型: 外部
工作温度: -20°C ~ 70°C
封装/外壳: 400-LFBGA
包装: 带卷 (TR)
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 10
Freescale Semiconductor
6
The i.MX35 core is intended to operate at a maximum frequency of 532 MHz to support the required
multimedia use cases. Furthermore, an image processing unit (IPU) is integrated into the AP domain to
offload the ARM11 core from performing functions such as color space conversion, image rotation and
scaling, graphics overlay, and pre- and post-processing.
The functionality of AP Domain peripherals includes the user interface; the connectivity, display, security,
and memory interfaces; and 128 Kbytes of multipurpose SRAM.
2.2
Shared Domain Overview
The shared domain is composed of the shared peripherals, a smart DMA engine (SDMA) and a number of
miscellaneous modules. For maximum flexibility, some peripherals are directly accessible by the SDMA
engine.
The i.MX35 has a hierarchical memory architecture including L1 caches and a unified L2 cache. This
reduces the bandwidth demands for the external bus and external memory. The external memory
subsystem supports a flexible external memory system, including support for SDRAM (SDR, DDR2 and
mobile DDR) and NAND Flash.
2.3
Advanced Power Management Overview
To address the continuing need to reduce power consumption, the following techniques are incorporated
in the i.MX35:
Clock gating
Power gating
Power-optimized synthesis
Well biasing
The insertion of gating into the clock paths allows unused portions of the chip to be disabled. Because
static CMOS logic consumes only leakage power, significant power savings can be realized.
“Well biasing” is applying a voltage that is greater than VDD to the nwells, and one that is lower than VSS
to the pwells. The effect of applying this well back bias voltage reduces the subthreshold channel leakage.
For the 90-nm digital process, it is estimated that the subthreshold leakage is reduced by a factor of ten
over the nominal leakage. Additionally, the supply voltage for internal logic can be reduced from 1.4 V to
1.22 V.
2.4
ARM11 Microprocessor Core
The CPU of the i.MX35 is the ARM1136JF-S core, based on the ARM v6 architecture. This core supports
the ARM Thumb instruction sets, features Jazelle technology (which enables direct execution of Java
byte codes) and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit
registers.
The ARM1136JF-S processor core features are as follows:
Integer unit with integral EmbeddedICE logic
Eight-stage pipeline
相关PDF资料
PDF描述
VI-26V-IY-F1 CONVERTER MOD DC/DC 5.8V 50W
TP3054WM/NOPB IC FILTER ENHANCE INTERFC 16SOIC
MK51DN256ZCMD10 IC ARM CORTEX MCU 256KB 144BGA
VI-26T-IY-F4 CONVERTER MOD DC/DC 6.5V 50W
MC9S12XHZ512CAL IC MCU 16BIT 512 FLASH 112-LQFP
相关代理商/技术参数
参数描述
MCIMX35GVMN4A 制造商:Freescale Semiconductor 功能描述:RINGO MX35 CONSUMER - Trays
MCIMX35LPDK 功能描述:开发板和工具包 - ARM I.MX35 PRODUCT DEVELOPME RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
MCIMX35LPDK 制造商:Freescale Semiconductor 功能描述:I.MX35 Linux Development Kit
MCIMX35LPDKJ 功能描述:开发板和工具包 - ARM HARDWARE RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
MCIMX35LPDKJ 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE