参数资料
型号: MCZ33780EG
厂商: Freescale Semiconductor
文件页数: 27/37页
文件大小: 0K
描述: IC MASTER DUAL DBUS DIFF 16-SOIC
标准包装: 47
系列: *
应用: *
接口: *
电源电压: *
封装/外壳: 16-SOIC(0.295",7.50mm 宽)
供应商设备封装: 16-SOIC W
包装: 管件
安装类型: 表面贴装
产品目录页面: 808 (CN2011-ZH PDF)
Analog Integrated Circuit Device Data
Freescale Semiconductor
33
33780
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
DEV[1:0]–Spread Spectrum Frequency Deviation for
Channel n
These bits control the frequency deviation of the spread
spectrum signalling. DEV [1:0] is recommended to be
programmed to either 10 or 11 whenever the spread
spectrum is enabled. DEV = “00” (the default) and DEV = “01”
(typical 1000 nsec) are optionally available under application
usage.
DEV[1:0] = 10 = Deviation enabled.
DEV[1:0] = 11 = Deviation disabled.
The mode with deviation disabled may be used to achieve
fine control of the bit rate without frequency spreading.
DnOFFSETH and DnOFFSETL REGISTERS
These read/write registers control the spread spectrum
PLL offset value. There are four of these registers, two for
each DBUS channel. The bit assignments are shown in
Figure 34. Dn Spread Spectrum Offset High Register Bit Assignments
Figure 35. Dn Spread Spectrum Offset Low Register Bit Assignments
The OFFSETH[0] and OFFSETL[7:0] register bits control
the updating of the PLL loop center frequency. After reset or
when either of these registers is written to, the spread
spectrum PLL loop goes into fast acquisition mode for 64
cycles. After this, the PLL switches to slow acquisition mode.
The default value of 0 0000 0000 sets the PLL to the
minimum data rate available.
DnSSUD Registers
These read-only registers reflect the spread spectrum PLL
loop 6-bit update count. There are two of these registers, one
for each DBUS channel. The bit assignments are shown in
D0SSUD also contains an ID bit in D0SSUD[2] which is
hardwired to logic 1. This bit is a 1 regardless of the state of
the spread-spectrum control bits in DOSSCTRL.
Figure 36. D0 Spread Spectrum Up/Down Register Bit Assignments
Figure 37. Dn Spread Spectrum Up/Down Register Bit Assignments
The SSUD[5:0] value reflects the current state of the PLL
loop up/down counter. This 6-bit value is the control input to
the Center Frequency DAC of Figure 12. This 6-bit value is
normalized to the center frequency of the PLL.A write to the
register will be ignored. The 6-bit SSUD value will be latched
whenever CS transitions low so that the value of SSUD will
not change during an SPI command.
The default value of 10 0000 puts the VCO at the center of
its range to minimize the PLL acquisition time.
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
OFFSETH8
Reset
0
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
OFFSETL7 OFFSETL6 OFFSETL5 OFFSETL4 OFFSETL3 OFFSETL2 OFFSETL1 OFFSETL0
Reset
0
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read
0
SSUD5
SSUD4
SSUD3
ID
SSUD1
SSUD0
Reset
0
1
0
1
0
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read
0
SSUD5
SSUD4
SSUD3
SSUD2
SSUD1
SSUD0
Reset
0
1
0
相关PDF资料
PDF描述
MC33972ATEW IC SWITCH DETECT SPI 32-SOIC
VI-J5P-IW-F4 CONVERTER MOD DC/DC 13.8V 100W
VI-J5P-IW-F2 CONVERTER MOD DC/DC 13.8V 100W
MCZ33905BD5EK IC SBC CAN HS 5.0V 54SOIC
NCN8024DWR2G IC SMART CARD IC2 28SOIC
相关代理商/技术参数
参数描述
MCZ33780EG 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC
MCZ33780EGR2 功能描述:多路器开关 IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻(最大值):7 Ohms 开启时间(最大值): 关闭时间(最大值): 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16
MCZ33781EK 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
MCZ33781EKR2 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
MCZ33784EF 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C