参数资料
型号: MPC5200BV400
厂商: Freescale Semiconductor
文件页数: 6/72页
文件大小: 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
标准包装: 40
系列: MPC52xx
核心处理器: 603e G2 LE
芯体尺寸: 32-位
速度: 400MHz
连通性: CAN,EBI/EMI,以太网,I²C,IrDA,J1850,SPI,UART/USART,USB
外围设备: AC'97,DMA,I²S,POR,PWM,WDT
输入/输出数: 56
程序存储器类型: 外部程序存储器
RAM 容量: 16K x 8
电压 - 电源 (Vcc/Vdd): 1.42 V ~ 1.58 V
振荡器型: 内部
工作温度: 0°C ~ 70°C
封装/外壳: 272-BBGA
包装: 托盘
MPC5200B Data Sheet, Rev. 4
14
Freescale Semiconductor
1.3.4
Resets
The MPC5200B has three reset pins:
PORRESET—Power on Reset
HRESET—Hard Reset
SRESET—Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires
the same input characteristics as other MPC5200B inputs, as specified in the DC Electrical Specifications section. Table 14
specifies the pulse widths of the Reset inputs.
For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
The tVDD_stable describes the time which is needed to get all power supplies stable.
For tlock, refer to the Oscillator/PLL section of this specification for further details.
For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
NOTE
Make sure that the PORRESET does not carry any glitches. The MPC5200B has no filter
to prevent them from getting into the chip. HRESET and SRESET must have a monotonous
rise time. The assertion of HRESET becomes active at Power on Reset without any
SYS_XTAL clock.
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable +tup_osc +tlock
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
SYS_XTAL_IN
A3.3
Table 15. Reset Rise/Fall Timing
Description
Min
Max
Unit
SpecID
PORRESET fall time
1
ms
A3.4
PORRESET rise time
1
ms
A3.5
HRESET fall time
1
ms
A3.6
HRESET rise time
1
ms
A3.7
SRESET fall time
1
ms
A3.8
SRESET rise time
1
ms
A3.9
相关PDF资料
PDF描述
MCF5282CVF80 IC MPU 32BIT 66MHZ 256-MAPBGA
MPC563MZP56R2 IC MPU 512K FLASH 56MHZ 388-PBGA
VE-23W-IX-F4 CONVERTER MOD DC/DC 5.5V 75W
VI-24J-CV-S CONVERTER MOD DC/DC 36V 150W
VE-23W-IX-F3 CONVERTER MOD DC/DC 5.5V 75W
相关代理商/技术参数
参数描述
MPC5200CBV266 功能描述:微处理器 - MPU 266MHz 760MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5200CBV400 功能描述:微处理器 - MPU 400MHz 760MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5200CBV400B 制造商:Freescale Semiconductor 功能描述:
MPC5200CVR266 功能描述:微处理器 - MPU NO-PB IND’L 5200 266MHZ RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5200CVR400 功能描述:微处理器 - MPU NO-PB IND’L 5200 400MHZ RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324