- 您现在的位置：买卖IC网 > PDF目录80502 > MPC740ARX266TX (MOTOROLA INC) 32-BIT, 266 MHz, RISC PROCESSOR, CBGA255 PDF资料下载
参数资料
| 型号： | MPC740ARX266TX |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA255 |
| 封装： | 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件页数： | 6/44页 |
| 文件大小： | 280K |
| 代理商： | MPC740ARX266TX |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
14
MPC750A RISC Microprocessor Hardware Specications
Electrical and Thermal Characteristics
1.4.2.3 60x Bus Output AC Specications
Table 10 provides the 60x bus output AC timing specications for the MPC750 as dened in Figure 6.
Output timing specications for the L2 bus are provided in Section 1.4.2.6, “L2 Bus Output AC
Specications.”
Table 10. 60x Bus Output AC Timing Specifications1
At recommended operating conditions (See Table 3), CL = 50 pF2
Num
Characteristic
200, 233, 266 MHz
Unit
Notes
Min
Max
12
SYSCLK to Output Driven (Output Enable
Time)
0.5
—
ns
13
SYSCLK to Output Valid (TS, ABB, ARTRY,
DBB)
—
6.5
ns
5
14
SYSCLK to all other Outputs Valid (all
except TS, ABB, ARTRY, DBB)
—
6.5
ns
5
15
SYSCLK to Output Invalid (Output Hold)
1.0
—
ns
3
16
SYSCLK to Output High Impedance (all
except ABB, ARTRY, DBB)
—
6.0
ns
8
17
SYSCLK to ABB, DBB High Impedance
after precharge
—
1.0
t
sysclk
4,6,8
18
SYSCLK to ARTRY High Impedance
before precharge
—
5.5
ns
8
19
SYSCLK to ARTRY Precharge Enable
0.2*t
sysclk
+1.0
—
ns
3,4,7
20
Maximum Delay to ARTRY Precharge
—
1
t
sysclk
4,7
21
SYSCLK to ARTRY High Impedance After
Precharge
—2
t
sysclk
4,7,8
Notes:
1. All output specifications are measured from the 1.4V of the rising edge of SYSCLK to TTL level (0.8 V or
2.0 V) of the signal in question. Both input and output timing are measured at the pin.
2. All maximum timing specifications assume CL = 50 pF.
3. This minimum parameter assumes CL = 0 pF.
4. tsysclk is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the
table must be multiplied by the period of SYSCLK to compute the actual time duration of the parameter in
question.
5. Output signal transitions from GND to 2.0V or OVdd to 0.8V.
6. Nominal precharge width for ABB and DBB is 0.5 tsysclk.
7. Nominal precharge width for ARTRY is 1.0 tsysclk.
8. Guaranteed by design and characterization.
相关PDF资料 |
PDF描述 |
|---|---|
| M8803F2W-15K1 | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| M30623ECT-XXXGP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MC68LC040RC33B | 32-BIT, 33 MHz, MICROPROCESSOR, CPGA179 |
| MC68HC908JB8ADWR2 | 8-BIT, FLASH, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC08MR4VDWR3 | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC7410 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC7410_1 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7410_10 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC74-103J | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors |
| MPC74-103K | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors |
发布紧急采购，3分钟左右您将得到回复。