- 您现在的位置：买卖IC网 > PDF目录4106 > MPC755CPX400LE (Freescale Semiconductor)IC MPU PPC 400MHZ 360-FCPBGA PDF资料下载
参数资料
| 型号： | MPC755CPX400LE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 5/56页 |
| 文件大小： | 0K |
| 描述： | IC MPU PPC 400MHZ 360-FCPBGA |
| 标准包装： | 44 |
| 系列： | MPC7xx |
| 处理器类型： | 32-位 MPC7xx PowerPC |
| 速度： | 400MHz |
| 电压： | 2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 360-BBGA，FCCBGA |
| 供应商设备封装： | 360-FCCBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
13
Electrical and Thermal Characteristics
Figure 3 provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
4.2.2
Processor Bus AC Specifications
Table 9 provides the processor bus AC timing specifications for the MPC755 as defined in Figure 4 and
Figure 6. Timing specifications for the L2 bus are provided in Section 4.2.3, “L2 Clock AC
s
Table 9. Processor Bus Mode Selection AC Timing Specifications 1
At recommended operating conditions (see Table 3)
Parameter
Symbol 2
All Speed Grades
Unit
Notes
Min
Max
Mode select input setup to HRESET
tMVRH
8—
t
sysclk
3, 4, 5,
6, 7
HRESET to mode select input hold
tMXRH
0
—
ns
3, 4, 6,
7, 8
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input
SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal
in question. All output timings assume a purely resistive 50-
Ω load (see Figure 5). Input and output timings are measured at
the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t(signal)(state)(reference)(state) for inputs and
t(reference)(state)(signal)(state) for outputs. For example, tIVKH symbolizes the time input signals (I) reach the valid state (V) relative
to the SYSCLK reference (K) going to the high (H) state or input setup time. And tKHOV symbolizes the time from SYSCLK
(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input
signal (I) went invalid (X) with respect to the rising clock edge (KH)—note the position of the reference and its state for
inputs—and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
3. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4).
4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of
255 bus clocks after the PLL-relock time during the power-on reset sequence.
5. tsysclk is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in ns) of the parameter in question.
6. Mode select signals are BVSEL, L2VSEL, PLL_CFG[0:3], and TLBISYNC.
7. Guaranteed by design and characterization.
8. Bus mode select pins must remain stable during operation. Changing the logic states of BVSEL or L2VSEL during operation
will cause the bus mode voltage selection to change. Changing the logic states of the PLL_CFG pins during operation will
cause the PLL division ratio selection to change. Both of these conditions are considered outside the specification and are
not supported. Once HRESET is negated the states of the bus mode selection pins must remain stable.
SYSCLK
VM
KVIH
VM = Midpoint Voltage (OVDD/2)
tSYSCLK
tKR
tKF
tKHKL
KVIL
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V67803S133BGG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| IDT71V67803S133BG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC862PZQ100B | IC MPU POWERQUICC 100MHZ 357PBGA |
| IDT71V67703S85BG8 | IC SRAM 9MBIT 85NS 119BGA |
| MPC8349EVVALFB | IC MPU POWERQUICC II 672-TBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC755CPX400LE | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 400MHZ BGA-360 |
| MPC755CPX400LER2 | 功能描述:微处理器 - MPU GF RV2.8360PBGA 4A105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC755CRX350LE | 功能描述:微处理器 - MPU 360CBGA,RV2.8,6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC755CRX350TE | 功能描述:微处理器 - MPU 360CBGA,RV2.8, RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC755CRX400LE | 功能描述:微处理器 - MPU GF RV2.84A105C 360CBGA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。