- 您现在的位置：买卖IC网 > PDF目录80412 > MPC8245TVV266D (MOTOROLA INC) 32-BIT, 266 MHz, RISC PROCESSOR, PBGA352 PDF资料下载
参数资料
| 型号： | MPC8245TVV266D |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA352 |
| 封装： | 35 X 35 MM, 1.70 MM HEIGHT, 1.27 MM PITCH, CAVITY-UP, TBGA-352 |
| 文件页数： | 6/60页 |
| 文件大小： | 674K |
| 代理商： | MPC8245TVV266D |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
14
MPC8245 Integrated Processor Hardware Specications
MOTOROLA
Electrical and Thermal Characteristics
Notes:
1. Rise and fall times for the PCI_SYNC_IN input are measured from 0.4 to 2.4 V.
2. Specication value at maximum frequency of operation.
3. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any
intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is,
the amount of variance between the internal sys_logic_clk and the SDRAM_SYNC_IN signal after the DLL is locked.
While pin-to-pin skew between SDRAM_CLKs can be measured, the relationship between the internal sys_logic_clk
and the external SDRAM_SYNC_IN cannot be measured and is guaranteed by design.
4. Relock time is guaranteed by design and characterization. Relock time is not tested.
5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a
stable VDD and PCI_SYNC_IN are reached during the reset sequence. This specication also applies when the PLL
has been disabled and subsequently re-enabled during sleep mode. Also note that HRST_CPU/HRST_CTRL must
be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
6. DLL_EXTEND is bit 7 of the PMC2 register <72>. N is a non-zero integer (see Figures 5 through 8). Tclk is the period
of one SDRAM_SYNC_OUT clock cycle in ns. Tloop is the propagation delay of the DLL synchronization feedback
loop (PC board runner) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns; 6.25 inches of loop length (unloaded
PC board runner) corresponds to approximately 1 ns of delay. Tdp(max) and Tdp(min) are dependent on tap delay.
See Table 9 for values of Tdp(max) and Tdp(min). See Figure 5 through Figure 8 for DLL locking ranges. Refer to
Motorola Application Note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines, for more details on
memory clock design and an explanation of how Tdp is dened.
7. Rise and fall times for the OSC_IN input is guaranteed by design and characterization. OSC_IN input rise and fall
times are not tested.
Figure 4. PCI_SYNC_IN Input Clock Timing Diagram
Figure 5 through Figure 8 show the DLL locking range loop delay vs. frequency of operation.These graphs
dene the areas of DLL locking for various modes. The grey areas represent where the DLL will lock.
Note also that the DLL_MAX_DELAY bit can lengthen the amount of time through the delay line. This is
accomplished by increasing the time between each of the 128 tap points in the delay line. Although this
17
Frequency of operation (OSC_IN)
25
66
MHz
19
OSC_IN rise and fall times
—
5
ns
7
20
OSC_IN duty cycle measured at 1.4 V
40
60
%
21
OSC_IN frequency stability
—
100
ppm
Table 9. Tdp(max) and Tdp(min)
Mode
Tdp(min)
Tdp(max)
Unit
Normal tap delay: Bit 2 (DLL_MAX_DELAY) at offset 0x76 is cleared
7.58
12.97
ns
Maximum tap delay: Bit 2 (DLL_MAX_DELAY) at offset 0x76 is set
8.28
17.57
ns
Table 8. Clock AC Timing Specications (continued)
At recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V
Num
Characteristics and Conditions
Min
Max
Unit
Notes
5a
5b
VM
VM = Midpoint Voltage (1.4 V)
2
3
CVIL
CVIH
1
PCI_SYNC_IN
VM
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8245TVV333D | 32-BIT, 333 MHz, RISC PROCESSOR, PBGA352 |
| MC9S08SG16VTJR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO20 |
| MC9S08SG16WTLR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28 |
| M30812MC-XXXGP | 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP144 |
| MC68HC705C9AFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8245TVV300D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245TVV333D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245TVV350D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245TZU266D | 功能描述:微处理器 - MPU 266MHz 505.4MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245TZU300D | 功能描述:微处理器 - MPU 300MHz 570MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。