参数资料
型号: MPC8349EZUAJF
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 533 MHz, RISC PROCESSOR, PBGA672
封装: 35 X 35 MM, 1.50 MM HEIGHT, 1 MM PITCH, TBGA-672
文件页数: 57/115页
文件大小: 1228K
代理商: MPC8349EZUAJF
MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 5
46
Freescale Semiconductor
JTAG
Figure 23 provides the AC test load for TDO and the boundary-scan outputs of the MPC8349E.
Figure 23. AC Test Load for the JTAG Interface
Figure 24 provides the JTAG clock input timing diagram.
Figure 24. JTAG Clock Input Timing Diagram
Output hold times:
Boundary-scan data
TDO
tJTKLDX
tJTKLOX
2
ns
5
JTAG external clock to output high impedance:
Boundary-scan data
TDO
tJTKLDZ
tJTKLOZ
2
19
9
ns
5, 6
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
load
(see Figure 23). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,
tJTDVKH symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state
(V) relative to the tJTG clock reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG
timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the tJTG clock reference (K)
going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters
representing the clock of a particular functional. For rise and fall times, the latter convention is used with the
appropriate letter: R (rise) or F (fall).
3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to tTCLK.
5. Non-JTAG signal output timing with respect to tTCLK.
6. Guaranteed by design and characterization.
Table 34. JTAG AC Timing Specifications (Independent of CLKIN) 1 (continued)
At recommended operating conditions (see Table 60).
Parameter
Symbol 2
Min
Max
Unit
Notes
Output
Z0 = 50
OVDD/2
RL = 50
JTAG
tJTKHKL
tJTGR
External Clock
VM
tJTG
tJTGF
VM = Midpoint Voltage (OVDD/2)
相关PDF资料
PDF描述
MPC850CZQ50BUR2 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256
MPC850CZQ50BU 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256
MPC850DSLCZQ50BU 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256
MPC9230AC 750 MHz, OTHER CLOCK GENERATOR, PQFP32
MPC9230FN 750 MHz, OTHER CLOCK GENERATOR, PQCC28
相关代理商/技术参数
参数描述
MPC8349EZUAJFB 功能描述:微处理器 - MPU 8349 TBGA PB W/ ENCRYP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8349EZUALDB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MPC8349EZUALFB 功能描述:微处理器 - MPU 8349 TBGA PB W/ ENCRYP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8349VVAGD 功能描述:IC MPU PWRQUICC II PRO 672-TBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC83xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MPC8349VVAGDB 功能描述:微处理器 - MPU 8349 TBGA NO-PB W/O ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324