参数资料
型号: MPC93H51FA
厂商: MOTOROLA INC
元件分类: 时钟及定时
英文描述: PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封装: 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LQFP-32
文件页数: 6/15页
文件大小: 368K
代理商: MPC93H51FA
MPC93H51 is running at either 2x, 4x or 8x of the reference clock
frequency. The frequency of the QA, QB, QC and QD outputs is either the
one half, one fourth or one eighth of the selected VCO frequency and can be
configured for each output bank using the FSELA, FSELB, FSELC and
FSELD pins, respectively. The available output to input frequency ratios are
4:1, 2:1, 1:1, 1:2 and 1:4. The REF_SEL pin selects the differential
LVPECL (PECL_CLK and PECL_CLK) or the LVCMOS compatible
reference input (TCLK). The MPC93H51 also provides a static test mode
when the PLL enable pin (PLL_EN) is pulled to logic low state. In test
mode, the selected input reference clock is routed directly to the output
dividers bypassing the PLL. The test mode is intended for system
diagnostics, test and debug purpose. This test mode is fully static and the
minimum clock frequency specification does not apply. The outputs can be
disabled by deasserting the OE pin (logic high state). In PLL mode,
deasserting OE causes the PLL to loose lock due to no feedback signal
presence at EXT_FB. Asserting OE will enable the outputs and close the
phase locked loop, also enabling the PLL to recover to normal operation.
The MPC93H51 is fully 2.5V and 3.3V compatible and requires no external
loop filter components. All inputs except PECL_CLK and PECL_CLK
accept LVCMOS signals while the outputs provide LVCMOS compatible
levels with the capability to drive terminated 50 W transmission lines. For
series terminated transmission lines, each of the MPC93H51 outputs can
drive one or two traces giving the devices an effective fanout of 1:18. The
device is packaged in a 7x7 mm2 32–lead LQFP package.
Output
Frequency
Range
(Min-Max)
(MHz)
Core
Voltage
(Spec)
(V)
I/O
Voltage
(Max)
(V)
Operating
Temperature
Range
(Min-Max)
(oC)
Input
Technology
Output
Technology
Number
of
Outputs
Package Description
240
3.3
0 to 70
LVCMOS,
LVPECL
LVCMOS
9
LQFP 32 7*7*1.4P0.8
MPC93H51 Parametrics
MPC93H51 Documentation
MPC93H51 Product Summary Page
http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC93H51&nodeId=01HGpJ52483327 (2 of 3) [7/19/2004 9:49:11 AM]
相关PDF资料
PDF描述
MPC93H51FAR2 PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC93R52ACR2 93R SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC93R52AC 93R SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC940FA MPC900 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC940LAC 940 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相关代理商/技术参数
参数描述
MPC93H52AC 功能描述:时钟发生器及支持产品 FSL 1-11 LVCMOS PLL Clock Generator, hig RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MPC93H52ACR2 功能描述:IC CLK GEN ZD 1:11 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
MPC93H52FA 功能描述:IC CLOCK GEN/DVR HI-DRIVE 32LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
MPC93H52FAR2 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK GEN SGL 32LQFP - Tape and Reel
MPC93R51 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER