参数资料
型号: MT80C51-12R
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
文件页数: 87/170页
文件大小: 4133K
代理商: MT80C51-12R
23
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
7.
Power Management and Sleep Modes
The high performance and industry leading code efficiency makes the AVR microcontrollers an ideal choise for low
power applications. In addition, sleep modes enable the application to shut down unused modules in the MCU,
thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consumption to
the application’s requirements.
7.1
Sleep Modes
Figure 6-1 on page 17 presents the different clock systems and their distribution in ATtiny4/5/9/10. The figure is
helpful in selecting an appropriate sleep mode. Table 7-1 shows the different sleep modes and their wake up
sources.
Note:
1. The ADC is available in ATtiny5/10, only
2. For INT0, only level interrupt.
To enter any of the four sleep modes, the SE bits in SMCR must be written to logic one and a SLEEP instruction
must be executed. The SM2:0 bits in the SMCR register select which sleep mode (Idle, ADC Noise Reduction,
Standby or Power-down) will be activated by the SLEEP instruction. See Table 7-2 for a summary.
If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for
four cycles in addition to the start-up time, executes the interrupt routine, and resumes execution from the instruc-
tion following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from
sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.
Note that if a level triggered interrupt is used for wake-up the changed level must be held for some time to wake up
the MCU (and for the MCU to enter the interrupt service routine). See “External Interrupts” on page 36 for details.
7.1.1
Idle Mode
When bits SM2:0 are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but
allowing the analog comparator, timer/counter, watchdog, and the interrupt system to continue operating. This
sleep mode basically halts clk
CPU and clkNVM, while allowing the other clocks to run.
Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the timer
overflow. If wake-up from the analog comparator interrupt is not required, the analog comparator can be powered
reduce power consumption in idle mode. If the ADC is enabled (ATtiny5/10, only), a conversion starts automatically
when this mode is entered.
Table 7-1.
Active Clock Domains and Wake-up Sources in Different Sleep Modes
Sleep Mode
Active Clock Domains
Oscillators
Wake-up Sources
clk
CPU
clk
NVM
clk
IO
clk
ADC
Mai
n
Clock
So
urce
Enabl
ed
INT0
and
Pi
n
Chan
ge
ADC
Other
I/O
W
a
tchd
og
Interrupt
VLM
Interrupt
Idle
X
XXXX
ADC Noise Reduction
X
X (2)
XX
X
Standby
X
X (2)
X
Power-down
X (2)
X
相关PDF资料
PDF描述
MF280C51C-25D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
MV80C51-30D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
MF180C31-36R 8-BIT, 36 MHz, MICROCONTROLLER, PQFP44
MF280C51-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MF180C51-25D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
MT80C51BH 制造商:ROCHESTER 制造商全称:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MT80C51FB 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT80C51FB/B 制造商:Intel 功能描述:
MT80GB 制造商:Datak Corporation 功能描述:
MT80JSF1G72NDY-1G1F1A2 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays