参数资料
型号: NAND01GR4A3AZB6F
厂商: NUMONYX
元件分类: PROM
英文描述: 64M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63
封装: 8.50 X 15 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, TFBGA-63
文件页数: 21/56页
文件大小: 882K
代理商: NAND01GR4A3AZB6F
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
28/56
Automatic Page 0 Read at Power-Up
Automatic Page 0 Read at Power-Up is an option
available on all devices belonging to the NAND
Flash 528 Byte/264 Word Page family. It allows
the microcontroller to directly download boot code
from page 0, without requiring any command or
address input sequence. The Automatic Page 0
Read option is particularly suited for applications
that boot from the NAND.
Devices delivered with Automatic Page 0 Read at
Power-Up can have the Chip Enable Don’t Care
option either enabled or disabled. For details on
how to order the different options, refer to Table
Automatic Page 0 Read Description. At power-
up, once the supply voltage has reached the
threshold level, VDDth, all digital outputs revert to
their reset state and the internal NAND device
functions (reading, writing, erasing) are enabled.
The device then automatically switches to read
mode where, as in any read operation, the device
is busy for a time tBLBH1 during which data is trans-
ferred to the Page Buffer. Once the data transfer is
complete the Ready/Busy signal goes High. The
data can then be read out sequentially on the I/O
bus by pulsing the Read Enable, R, signal. Figure
20. and Figure 21. show the power-up waveforms
for devices featuring the Automatic Page 0 Read
option.
Chip Enable Don’t Care Enabled. If the device
is delivered with Chip Enable Don’t Care and Au-
tomatic Page 0 Read at Power-up, only the first
page (Page 0) will be automatically read after the
power-up sequence. Refer to Figure 20..
Chip Enable Don’t Care Disabled. If the device
is delivered with the Automatic Page 0 Read op-
tion only (Chip Enable Don’t Care disabled), the
device will automatically enter Sequential Row
Read mode (Automatic Memory Download) after
the power-up sequence, and start reading Page 0,
Page 1, etc., until the last memory location is
reached, each new page being accessed after a
time tBLBH1.
The Sequential Row Read operation can be inhib-
ited or interrupted by de-asserting E (set to VIH) or
by issuing a command.
Figure 20. Chip Enable Don’t Care Enabled and Automatic Page 0 Read at Power-Up
Note: 1.
VDDth is equal to 2.5V for 3V Power Supply devices and to 1.5V for 1.8V Power Supply devices.
VDD
W
E
AL
CL
RB
R
I/O
tBLBH1
Data
N
Data
N+1
Data
N+2
Last
Data
Busy
Data Output
from Address N to Last Byte or Word in Page
VDDth (1)
ai08443b
相关PDF资料
PDF描述
NAND512R4A1AN1T 32M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND512R4A1AV6 32M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND01GR3A1AN1T 128M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND01GR3A3AN1T 128M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND01GR4A3AZB6F 64M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63
相关代理商/技术参数
参数描述
NAND01GR4B 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2ADI6 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
NAND01GR4B2AN1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2AN6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2AZA1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory