参数资料
型号: OR4E041BA352-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 1296 CLBS, 380000 GATES, PBGA352
封装: PLASTIC, BGA-352
文件页数: 144/151页
文件大小: 2680K
代理商: OR4E041BA352-DB
92
Lattice Semiconductor
Data Sheet
September, 2002
ORCA Series 4 FPGAs
TimingCharacteristics(continued)
ConfigurationTiming
Table57.GeneralConfigurationModeTimingCharacteristics
OR4Exxx industrial: VDD15 = 1.4 V to 1.6 V, VDD33 = 3.0 V to 3.6 V, VDDIO = 3.0 V to 3.6 V, –40 °C
< TJ
< +125 °C;CL = 30 pF.
* Not applicable to asynchronous peripheral mode.
Values are shown for the MPI in 32-bit mode with daisy-chaining through the DOUT pin disabled.
Parameter
Symbol
Min
Max
Unit
All Conguration Modes
M[3:0] Setup Time to INIT High
TSMODE
0.00
ns
M[3:0] Hold Time from INIT High
THMODE
600.00
ns
RESET Pulse Width Low to Start Reconguration
TRW
50.00
ns
PRGM Pulse Width Low to Start Reconguration
TPGW
50.00
ns
Master and Asynchronous Peripheral Modes
Power-on Reset Delay
CCLK Period (M3 = 0)
(M3 = 1)
Conguration Latency (autoincrement mode, no EBR initialization):
OR4E02
(M3 = 0)
(M3 = 1)
OR4E04
(M3 = 0)
(M3 = 1)
OR4E06
(M3 = 0)
(M3 = 1)
TPO
TCCLK
TCL
15.70
60.00
480.00
69.7
557.6
187.7
1,501.5
284.2
2,273.9
52.40
200.00
1,600.00
232.3
1,858.6
625.6
5,004.9
947.5
7,579.7
ms
ns
ms
Microprocessor (MPI) Mode
Power-on Reset Delay
MPI Clock Period
Conguration Latency (autoincrement mode, no EBR initialization):
OR4E02
OR4E04
OR4E06
TPO
TCL
15.70
15.00
290,412
782,018
1,184,322
52.40
ms
MPI clk cycles
Partial Reconguration (per data frame):
OR4E02
OR4E04
OR4E06
TPR
225
321
385
MPI clk cycles
Slave Serial Mode
Power-on Reset Delay
CCLK Period
Conguration Latency (autoincrement mode, no EBR initialization):
OR4E02
OR4E04
OR4E06
TPO
TCCLK
TCL
3.90
10.00
11.6
31.3
47.4
13.10
ms
ns
ms
Partial Reconguration (per data frame):
OR4E02
OR4E04
OR4E06
TPR
9.0
12.8
15.4
s
相关PDF资料
PDF描述
OR4E041BM416-DB FPGA, 1296 CLBS, 380000 GATES, PBGA416
OR4E041BM680-DB FPGA, 1296 CLBS, 380000 GATES, PBGA680
OR4E042BA352-DB FPGA, 1296 CLBS, 380000 GATES, PBGA352
OR4E042BM416-DB FPGA, 1296 CLBS, 380000 GATES, PBGA416
OR4E042BM680-DB FPGA, 1296 CLBS, 380000 GATES, PBGA680
相关代理商/技术参数
参数描述
OR4E04-1BA352I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-1BM416C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-1BM416I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-1BM680C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-1BM680I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256