参数资料
型号: ORSO42G5-1BMN484I
厂商: Lattice Semiconductor Corporation
文件页数: 113/153页
文件大小: 0K
描述: IC TRANCEIVERS FPSC 680FPGAM
产品变化通告: Product Discontinuation 01/Aug/2011
标准包装: 60
系列: *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
62
Signal Description for RX Path (SERDES Core to FPGA) – ORSO42G5
Signals are divided across four channels with 40 signals per channel. RXDxx[39:0] is the set of 40 signals for a
channel xx.
All RX direction signals are outputs from the core.
See Figure 47 for clock transfers across the FPGA/Core interface.
In SONET mode, RXDxx[31:0] carries 32 bit data from the alignment FIFO of the respective channel.
RXDxx[35:32] carries miscellaneous information such as OOF, BIPERR, Frame Pulse (FP), and SPE.
In cell mode, data from each of the four 2-link IPC bundles are spread across all eight channels and are assigned
to the 20 LSBs (RXDxx[19:0]) of each channel output. Data from IPC2_A1 is distributed across RXDAA[19:0]
and RXDAB[19:0]. Data from IPC2_A2 is distributed across RXDAC[19:0] and RXDAD[19:0]. This symmetry is
maintained for IPC2 data signals from block B.
The IPC status signals for Cell Mode operation are contained in RXDxx[39:36] and RXDxx[33].
The signals for SONET Mode operation are assigned to RXDxx[35:34] and RXDxx[33].
[39:33]
32
DINAD_FP
[31:21]
DINAD[31:21]
20
DINAD[20]
OPC8_CELLVALID
[19:0]
DINAD[19:0]
OPC2_A2[19:0]
OPC8[99:80]
TXDBA
SONET Mode
OPC2 B1 Mode
OPC8 Mode
[39:33]
32
DINBA_FP
[31:21]
DINBA[31:21]
20
DINBA[20]
OPC2_B1_CELLVALID
[19:0]
DINBA[19;0]]
OPC2_B1[39:20]
OPC8[79:60]
TXDBB
SONET Mode
OPC2 B1 Mode
OPC8 Mode
[39:33]
32
DINBB_FP
[31:20]
DINBB[31:20]
[19:0]
DINBB[19:0]
OPC2_B1[19:0]
OPC8[59:40]
TXDBC
SONET Mode
OPC2 B2 Mode
OPC8 Mode
[39:33]
32
DINBC_FP
[31:21]
DINBC[31:21]
20
DINBC[20]
OPC2_B2_CELLVALID
[19:0]
DINBC[19:0]
OPC2_B2[39:20]
OPC8[39:20]
TXDBD
SONET Mode
OPC2 B2 Mode
OPC8 Mode
[39:33]
32
DINBD_FP
[31:20]
DINBD[31:20]
[19:0]
DINBD[19:0]
OPC2_B2[19:0]
OPC8[19:0]
Table 12. TX FPGA/Core Interface Signaling – ORSO82G5 (Continued)
相关PDF资料
PDF描述
V300A36E500BG2 CONVERTER MOD DC/DC 36V 500W
VE-B00-IX-F1 CONVERTER MOD DC/DC 5V 75W
ORSO42G5-2BMN484I IC TRANCEIVERS FPSC 680FPGAM
ORSO42G5-1BMN484C IC TRANCEIVERS FPSC 680FPGAM
VE-B03-IX-F1 CONVERTER MOD DC/DC 24V 75W
相关代理商/技术参数
参数描述
ORSO42G5-2BM484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-2BM484I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-2BMN484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-2BMN484I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256