参数资料
型号: PH28F256L18B85
厂商: INTEL CORP
元件分类: PROM
英文描述: StrataFlash Wireless Memory
中文描述: 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA79
封装: 0.75 MM PITCH, LEAD FREE, VFBGA-79
文件页数: 75/106页
文件大小: 1272K
代理商: PH28F256L18B85
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
75
15.0
Special Read States
The following sections describe non-array read states. Non-array reads can be performed in
asynchronous read or synchronous burst mode. A non-array read operation occurs as asynchronous
single-word mode. When non-array reads are performed in asynchronous page mode only the first
data is valid and all subsequent data are undefined. When a non-array read operation occurs as
synchronous burst mode, the same word of data requested will be output on successive clock edges
until the burst length requirements are satisfied.
Each partition can be in one of its read states independent of other partitions’ modes. See
Figure 11,
“Asynchronous Single-Word Read with ADV# Low” on page 33
and
Figure 14, “Synchronous
Single-Word Array or Non-array Read Timing” on page 35
for details.
15.1
Read Status Register
The status of any partition is determined by reading the Status Register from the address of that
particular partition. To read the Status Register, issue the Read Status Register command within the
desired partition’s address range. Status Register information is available at the partition address to
which the Read Status Register, Word Program, or Block Erase command was issued. Status
Register data is automatically made available following a Word Program, Block Erase, or Block
Lock command sequence. Reads from a partition after any of these command sequences outputs
that partition’s status until another valid command is written to that partition (e.g. Read Array
command).
The Status Register is read using single asynchronous-mode or synchronous burst mode reads.
Status Register data is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous
mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status
Register contents. However, reading the Status Register in synchronous burst mode, CE# or ADV#
must be toggled to update status data. The Status Register read operations do not affect the read
state of the other partitions.
The Device Write Status bit (SR[7]) provides overall status of the device. The Partition Status bit
(SR[0]) indicates whether the addressed partition or some other partition is actively programming
or erasing. Status register bits SR[6:1] present status and error information about the program,
erase, suspend, V
PP
, and block-locked operations.
Table 16.
Status Register Description (Sheet 1 of 2)
Status Register (SR)
Default Value = 0x80
Device
Write Status
Erase
Suspend
Status
Erase
Status
Program
Status
V
PP
Status
Program
Suspend
Status
Block-
Locked
Status
Partition
Status
DWS
ESS
ES
PS
VPPS
PSS
BLS
PWS
7
6
5
4
3
2
1
0
Bit
Name
Description
7
Device Write Status
(DWS)
0 = Device is busy; program or erase cycle in progress; SR[0] valid.
1 = Device is ready; SR[6:1] are valid.
6
Erase Suspend Status
(ESS)
0 = Erase suspend not in effect.
1 = Erase suspend in effect.
相关PDF资料
PDF描述
PH28F256L18T85 StrataFlash Wireless Memory
PH28F640L18B85 StrataFlash Wireless Memory
PH28F640L18T85 StrataFlash Wireless Memory
PH2907A PNP switching transistor
PH2907 PNP switching transistor
相关代理商/技术参数
参数描述
PH28F256L18B85A 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S
PH28F256L18T85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F320C3TD70A 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 2M x 16 70ns 48-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:MM#869664FLASH 28F320C3TD 70 VF-PBGA47 E
PH28F320W18BE60A 制造商:Micron Technology Inc 功能描述:IC FLASH 32MBIT 60NS VFBGA
PH28F320W18BE60B 制造商:Micron Technology Inc 功能描述:32MB, CRYSTAL .75 VFBGA 1.8 LF - Tape and Reel