- 您现在的位置：买卖IC网 > PDF目录10873 > PIC16C72-04E/SP (Microchip Technology)IC MCU OTP 2KX14 A/D PWM 28DIP PDF资料下载
参数资料
| 型号： | PIC16C72-04E/SP |
| 厂商： | Microchip Technology |
| 文件页数： | 65/114页 |
| 文件大小： | 0K |
| 描述： | IC MCU OTP 2KX14 A/D PWM 28DIP |
| 标准包装： | 15 |
| 系列： | PIC® 16C |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 4MHz |
| 连通性： | I²C，SPI |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 22 |
| 程序存储器容量： | 3.5KB（2K x 14） |
| 程序存储器类型： | OTP |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4 V ~ 6 V |
| 数据转换器： | A/D 5x8b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 28-DIP（0.300"，7.62mm） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PIC16C7X
DS30390E-page 54
1997 Microchip Technology Inc.
5.7
Parallel Slave Port
PORTD operates as an 8-bit wide Parallel Slave Port,
or microprocessor port when control bit PSPMODE
(TRISE<4>) is set. In slave mode it is asynchronously
readable and writable by the external world through RD
control input pin RE0/RD/AN5 and WR control input pin
RE1/WR/AN6.
It can directly interface to an 8-bit microprocessor data
bus. The external microprocessor can read or write the
PORTD latch as an 8-bit latch. Setting bit PSPMODE
enables port pin RE0/RD/AN5 to be the RD input, RE1/
WR/AN6 to be the WR input and RE2/CS/AN7 to be the
CS (chip select) input. For this functionality, the corre-
sponding data direction bits of the TRISE register
(TRISE<2:0>) must be congured as inputs (set) and
the
A/D
port
conguration
bits
PCFG2:PCFG0
(ADCON1<2:0>) must be set, which will congure pins
RE2:RE0 as digital I/O.
There are actually two 8-bit latches, one for data-out
(from the PIC16/17) and one for data input. The user
writes 8-bit data to PORTD data latch and reads data
from the port pin latch (note that they have the same
address). In this mode, the TRISD register is ignored,
since the microprocessor is controlling the direction of
data ow.
A write to the PSP occurs when both the CS and WR
lines are rst detected low. When either the CS or WR
lines become high (level triggered), then the Input
Buffer Full status ag bit IBF (TRISE<7>) is set on the
Q4 clock cycle, following the next Q2 cycle, to signal
the write is complete (Figure 5-12). The interrupt ag bit
PSPIF (PIR1<7>) is also set on the same Q4 clock
cycle. IBF can only be cleared by reading the PORTD
input latch. The input Buffer Overow status ag bit
IBOV (TRISE<5>) is set if a second write to the Parallel
Slave Port is attempted when the previous byte has not
been read out of the buffer.
A read from the PSP occurs when both the CS and RD
lines are rst detected low. The Output Buffer Full sta-
tus ag bit OBF (TRISE<6>) is cleared immediately
(Figure 5-13) indicating that the PORTD latch is waiting
to be read by the external bus. When either the CS or
RD pin becomes high (level triggered), the interrupt ag
bit PSPIF is set on the Q4 clock cycle, following the
next Q2 cycle, indicating that the read is complete.
OBF remains low until data is written to PORTD by the
user rmware.
When not in Parallel Slave Port mode, the IBF and OBF
bits are held clear. However, if ag bit IBOV was previ-
ously set, it must be cleared in rmware.
An interrupt is generated and latched into ag bit
PSPIF when a read or write operation is completed.
PSPIF must be cleared by the user in rmware and the
interrupt can be disabled by clearing the interrupt
enable bit PSPIE (PIE1<7>).
Applicable Devices
72 73 73A 74 74A 76 77
FIGURE 5-11: PORTD AND PORTE BLOCK
DIAGRAM (PARALLEL
SLAVE PORT)
Data bus
WR
PORT
RD
RDx
Q
D
CK
EN
QD
EN
PORT
pin
One bit of PORTD
Set interrupt ag
PSPIF (PIR1<7>)
Read
Chip Select
Write
RD
CS
WR
Note: I/O pin has protection diodes to VDD and VSS.
TTL
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16C72-04E/SO | IC MCU OTP 2KX14 A/D PWM 28SOIC |
| PIC16C71T-20/SO | IC MCU OTP 1KX14 A/D 18SOIC |
| PIC16C71T-20I/SO | IC MCU OTP 1KX14 A/D 18SOIC |
| VE-B1D-IV-S | CONVERTER MOD DC/DC 85V 150W |
| VE-B1B-IV-S | CONVERTER MOD DC/DC 95V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC16C72-04I/SO | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16C72-04I/SP | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16C72-04I/SS | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16C72-04SP | 制造商:Microchip Technology Inc 功能描述: |
| PIC16C72-10/SO | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。