- 您现在的位置：买卖IC网 > PDF目录192277 > S-812C52AY-Z-G 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PBCY3 PDF资料下载
参数资料
| 型号： | S-812C52AY-Z-G |
| 元件分类： | 固定正电压单路输出LDO稳压器 |
| 英文描述： | 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PBCY3 |
| 封装： | LEAD FREE, TO-92, 3 PIN |
| 文件页数： | 10/39页 |
| 文件大小： | 690K |
| 代理商： | S-812C52AY-Z-G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
W946432AD
PRELIMINARY DATE: 11/13/01
18
.
Figure4:tRCD and tRRD Definition
CK
NOP
ACT
Row
Col
Row
Bank x
Bank y
tRRD
tRCD
COMMAND
A0-A10
BA0,BA1
tRCD and tRRD Definition
DON'T CARE
NOP
ACT
NOP
RD/WR
READs
The starting column and bank addresses are provided with the READ command and AUTO PRECHARGE is
either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled (A8 = high), the row that
is accessed will start precharge at the completion of the burst. This command cannot be interrupted by any
other command. For the generic READ commands used in the following illustrations, AUTO PRECHARGE is
disabled (A8 = low).
During READ bursts, the valid data-out element from the starting column address will be available following
the CAS latency after the READ command. Each subsequent data-out element will be valid nominally at the
next positive or negative clock edge. Figure5: shows general timing. DQS is driven by the DDR SDRAM
along with output data. The initial LOW state on DQS is known as the read preamble; the LOW state
coincident with the last data-out element is known as the read post amble. Upon completion of a burst,
assuming no other commands have been initiated, the DQS will go High-Z.
Data from any READ burst may be concatenated with or truncated with data from a subsequent READ
command. In either case, a continuous flow of data can be maintained. The first data element from the new
burst follows either the last element of a completed burst or the last desired data element of a longer burst
which is being truncated. The new READ command should be issued
x cycles after the first READ
command, where
x equals the number of desired data element pairs (pairs are required by the 32 prefects
architecture). This is shown in Figure6:. A READ command can be initiated on any clock cycle following a
previous READ command. Non-consecutive READ data is shown for illustration in Figure7:. Full-speed
random read accesses within a page (or pages) can be performed as shown in Figure8:.
Data from any READ burst may be truncated with a BURST READ STOP command, as shown in
Figure9:The BURST READ STOP latency is equal to the read ( CAS ) latency.
Data from any READ burst must be completed or truncated before a subsequent WRITE command can be
issued. If truncation is necessary, the BURST READ STOP command must be used, as shown in Figure10:.
A READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided
that AUTO PRECHARGE was not activated). The PRECHARGE command should be issued
x cycles after
the READ command, where
x equals the number of desired data element pairs. Note that part of the row
precharge time is hIccen during the access of the last data elements.
相关PDF资料 |
PDF描述 |
|---|---|
| S-812C52BMC-C5GT2G | 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO5 |
| S-81332HG-KC-S | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-81332HG-KC-T1 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-81332HG-KC-T2 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-814A33AUC-BCXT2G | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.44 V DROPOUT, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-812C52BMC-C5GT2G | 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| S-812C52BMC-C5GT2U | 功能描述:IC REG LINEAR 75MA SOT23-5 制造商:ablic u.s.a. inc. 系列:* 包装:剪切带（CT） 零件状态:在售 稳压器数:1 电流 - 输出:75mA 工作温度:-40°C ~ 85°C（TA） 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商器件封装:SOT-23-5 标准包装:1 |
| S-812C52BPI-C5GTFG | 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| S-812C52BPI-C5GTFU | 功能描述:IC REG LINEAR 75MA SNT6A 制造商:ablic u.s.a. inc. 系列:- 包装:剪切带（CT） 零件状态:在售 输出配置:正 输出类型:固定 稳压器数:1 电压 - 输入（最大值）:16V 电压 - 输出（最小值/固定）:5.2V 电压 - 输出（最大值）:- 压降（最大值）:0.25V @ 10mA 电流 - 输出:75mA 电流 - 静态（Iq):2.5μA PSRR:- 控制特性:使能 保护功能:短路 工作温度:-40°C ~ 85°C（TA） 安装类型:表面贴装 封装/外壳:6-SMD，扁平引线 供应商器件封装:SNT-6A（H） 标准包装:1 |
| S-812C53AMC-C3H-T2 | 功能描述:低压差稳压器 - LDO 5.3V 1.0uA 2.0% RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。