参数资料
型号: S-812C52AY-Z-G
元件分类: 固定正电压单路输出LDO稳压器
英文描述: 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PBCY3
封装: LEAD FREE, TO-92, 3 PIN
文件页数: 3/39页
文件大小: 690K
代理商: S-812C52AY-Z-G
W946432AD
11
Burst Length
Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable,
as shown in Table 1: The burst length determines the maximum number of column locations that can be
accessed for a given READ or WRITE command. Burst lengths of 2, 4, locations are available for both the
sequential and the interleaved burst types.
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively
selected. All accesses for that burst take place with in this block, meaning that the burst will wrap within the
block if a boundary is reached. The block is uniquely selected by A1-A7 when the burst length is set to two,
by A2-A7 when the burst length is set to four and by A3-A7 when the burst length is set to eight. The
remaining address bit is used to select the starting location within the block. The programmed burst length
applies to both READ and WRITE bursts.
Burst Type
Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to
as the burst type and is selected by bit A3.
The ordering of accesses within a burst is determined by the burst length, the burst type and the starting
column address, as shown in Table 1:.
Table 1:BURST DEFINITION
Order of Accesses Within a Burst
Burst Length
Starting Column
Address:
Type = Sequential
Type = Interleaved
A0
0
0 - 1
2
1
1 – 0
A1
A0
0
0–1–2-3
0-1-2-3
0
1
1–2–3–0
1-0-3-2
1
0
2–3–0–1
2-3-0-1
4
1
3–0–1–2
3-2-1-0
A2
A1
A0
0
0-1-2-3-4-5-6-7
0
1
1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0
1
0
2-3-4-5-6-7-0-1
2-3-0-1-6-7-4-5
0
1
3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1
0
4-5-6-7-0-1-2-3
1
0
1
5-6-7-0-1-2-3-4
5-4-7-6-1-0-3-2
1
0
6-7-0-1-2-3-4-5
6-7-4-5-2-3-0-1
8
1
7-0-1-2-3-4-5-6
7-6-5-4-3-2-1-0
NOTE:
1. For a burst length of two, A1-A7 selects the two-data-element block; A0 selects
the first access within the block.
2. For a burst length of four, A2-A7 selects the four-data-element block; A0-A1
selects the first access within the block.
3. For a burst length of eight, A3-A7 selects the eight-data- element block; A0-A2
selects the first access within the block.
4. Whenever a boundary of the block is reached within a given sequence above, the
following access wraps within the block.
相关PDF资料
PDF描述
S-812C52BMC-C5GT2G 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO5
S-81332HG-KC-S 3.2 V FIXED POSITIVE REGULATOR, PSSO3
S-81332HG-KC-T1 3.2 V FIXED POSITIVE REGULATOR, PSSO3
S-81332HG-KC-T2 3.2 V FIXED POSITIVE REGULATOR, PSSO3
S-814A33AUC-BCXT2G 3.3 V FIXED POSITIVE LDO REGULATOR, 0.44 V DROPOUT, PDSO5
相关代理商/技术参数
参数描述
S-812C52BMC-C5GT2G 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20
S-812C52BMC-C5GT2U 功能描述:IC REG LINEAR 75MA SOT23-5 制造商:ablic u.s.a. inc. 系列:* 包装:剪切带(CT) 零件状态:在售 稳压器数:1 电流 - 输出:75mA 工作温度:-40°C ~ 85°C(TA) 安装类型:表面贴装 封装/外壳:SC-74A,SOT-753 供应商器件封装:SOT-23-5 标准包装:1
S-812C52BPI-C5GTFG 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20
S-812C52BPI-C5GTFU 功能描述:IC REG LINEAR 75MA SNT6A 制造商:ablic u.s.a. inc. 系列:- 包装:剪切带(CT) 零件状态:在售 输出配置:正 输出类型:固定 稳压器数:1 电压 - 输入(最大值):16V 电压 - 输出(最小值/固定):5.2V 电压 - 输出(最大值):- 压降(最大值):0.25V @ 10mA 电流 - 输出:75mA 电流 - 静态(Iq):2.5μA PSRR:- 控制特性:使能 保护功能:短路 工作温度:-40°C ~ 85°C(TA) 安装类型:表面贴装 封装/外壳:6-SMD,扁平引线 供应商器件封装:SNT-6A(H) 标准包装:1
S-812C53AMC-C3H-T2 功能描述:低压差稳压器 - LDO 5.3V 1.0uA 2.0% RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20